
MC

Rev:V2.4

: 2016 10 10

MC

PLC

PLC

MC

PLC

MC100 MC200 MC280 PLC

1.1		2
1.1.1 MC PLC		2
1.1.2 MC80		4
1.1.3 MC100		5
1.1.4 MC200		5
1.1.5 MC280		6
1.2 X_Builder		6
1.2.1		7
1.2.2 X_Builder		7
1.2.3 X_Builder		7
1.2.4		8
1.3		8
1.3.1		8
1.3.2		9
1.3.3		9
1.4		10
1.4.1 Modbus		10
1.4.2 MCbus		10
1.4.3		10
1.5 MC PLC		10
1.5.1		10
1.5.2 IO		11
1.5.3		12
1.5.4		12
1.5.5		12


MC

PLC

		32k 64kByte	12k 24kByte	16k 24kByte	6k 12kByte
		R	C 200	320 180	320 180
			1	EEPROM	EEPROM
		100ms T0 T209 10ms T210 T479 1ms T480 T511	100ms T0 T209 10ms T210 T251 1ms T252 T255		
		16 C0 C199 32 C200 C235 32 C236 C259 C301 C306	16 C0 C199 32 C200 C235 32 C236 C259		
		D0 D7999 R0 R32767	D0 D7999	D0 D7999	D0 D3999
		V0 V63			
		Z0 Z15			
		SD0 SD511	SD0 SD255		
		M0 M10239	M0 M1999	M0 M2047	M0 M1023
		LM0 LM63			
		SM0 SM511	SM0 SM255		
		S0 S4095	S0 S991	S0 S1023	S0 S1023
		3	3	3	3
		16	16	16	16
		8	6	6	6
		12	10	8	4
	PTO	6	2	2	2
		3	/	/	/
		6	/	/	/
		1	1	1	1
		0.065 S	0.09 S	0.3 S	0.3 S
		3	3	100 25	100
			2 /8	2 /8	
		PORT0 RS232 PORT1 RS485 PORT2 RS485	PORT0 RS232 PORT1 RS232/RS485	PORT0 RS232 PORT1 RS232/RS485	PORT0 RS232
		Modbus/ /MCbus/			


[illegible]

MC



PORT0 RS232 Mini DIN8 ON TM OFF

MC100 MC100-1614BRA



PORT0 PORT1 PORT0 RS232 Mini DIN8 PORT1 RS485 RS232
ON TM OFF

X_Builder

IBM PC

Microsoft Windows

Windows 98 NT 4.0 Windows 2000 Windows XP Windows Vista Windows7

X_Builder

CPU	Intel	Pentium 233	CPU	Intel	Pentium 1G	CPU
	64M			128M		
	640	480	256	800	600	65535
	DB9		RS232	USB	RS232	USB
	PLC					

X_Builder


Megmeet

X_Builder

Windows

X_Builder

X_Builder



X_Builder


X_Builder

USB

MCA200-UDM01




PLC- -



PLC

- / /




1
2
3

1

2



3



MC	PLC
1. MC 2. MC 3. MC 4. MC 5. MC 6. MC 7. MC 8. MC 9. MC 10. MC 11. MC 12. MC 13. MC 14. MC 15. MC 16. MC 17. MC 18. MC 19. MC 20. MC 21. MC 22. MC 23. MC 24. MC 25. MC 26. MC 27. MC 28. MC 29. MC 30. MC 31. MC 32. MC 33. MC 34. MC 35. MC 36. MC 37. MC 38. MC 39. MC 40. MC 41. MC 42. MC 43. MC 44. MC 45. MC 46. MC 47. MC 48. MC 49. MC 50. MC 51. MC 52. MC 53. MC 54. MC 55. MC 56. MC 57. MC 58. MC 59. MC 60. MC 61. MC 62. MC 63. MC 64. MC 65. MC 66. MC 67. MC 68. MC 69. MC 70. MC 71. MC 72. MC 73. MC 74. MC 75. MC 76. MC 77. MC 78. MC 79. MC 80. MC 81. MC 82. MC 83. MC 84. MC 85. MC 86. MC 87. MC 88. MC 89. MC 90. MC 91. MC 92. MC 93. MC 94. MC 95. MC 96. MC 97. MC 98. MC 99. MC 100. MC	1. PLC 2. PLC 3. PLC 4. PLC 5. PLC 6. PLC 7. PLC 8. PLC 9. PLC 10. PLC 11. PLC 12. PLC 13. PLC 14. PLC 15. PLC 16. PLC 17. PLC 18. PLC 19. PLC 20. PLC 21. PLC 22. PLC 23. PLC 24. PLC 25. PLC 26. PLC 27. PLC 28. PLC 29. PLC 30. PLC 31. PLC 32. PLC 33. PLC 34. PLC 35. PLC 36. PLC 37. PLC 38. PLC 39. PLC 40. PLC 41. PLC 42. PLC 43. PLC 44. PLC 45. PLC 46. PLC 47. PLC 48. PLC 49. PLC 50. PLC 51. PLC 52. PLC 53. PLC 54. PLC 55. PLC 56. PLC 57. PLC 58. PLC 59. PLC 60. PLC 61. PLC 62. PLC 63. PLC 64. PLC 65. PLC 66. PLC 67. PLC 68. PLC 69. PLC 70. PLC 71. PLC 72. PLC 73. PLC 74. PLC 75. PLC 76. PLC 77. PLC 78. PLC 79. PLC 80. PLC 81. PLC 82. PLC 83. PLC 84. PLC 85. PLC 86. PLC 87. PLC 88. PLC 89. PLC 90. PLC 91. PLC 92. PLC 93. PLC 94. PLC 95. PLC 96. PLC 97. PLC 98. PLC 99. PLC 100. PLC

[illegible]

MC200	
MC280	
MC100 (AC)	
MC100 (DC)	

MC100	
MC200	

[illegible][illegible]

MC100	
MC200	

MC200	

2.1		14
2.1.1		14
2.1.2 PLC		18
2.1.3		19
2.1.4		19
2.1.5		19
2.1.6		19
2.1.7		19
2.1.8 D		20
2.1.9		20
2.1.10		20
2.1.11		21
2.2		21
2.2.1		21
2.2.2		28
2.2.3		29
2.2.4 MC200 MC280 BFM		29
2.3		30
2.3.1		30
2.3.2		30
2.3.3		31
2.4		31
2.4.1		31
2.4.2		31
2.4.3		33
2.4.4		33
2.4.5 PLC		34
2.4.6		35
2.4.7 RAM		36

I/O	I/O	128	
		I/O	4
		16k	
		8000 D	
		0.3 S/	
		S S /	
		32	
		226	
7		128 /128 X0 X177 Y0 Y177 ¹	
		2048 M0 M2047	
		64 LM0 LM63	
		256 SM0 SM255	
		1024 S0 S1023	
		256 T0 T255 ²	
		256 C0 C259 ³	
		8000 D0 D7999	
		64 V0 V63	
		16 Z0 Z15	
		256 SD0 SD255	
		16 X0 X7	
		6	
		3	
		8	
	PTO	2	
		1	
		2 0 RS232 1 RS232 RS485	
		Modbus MCBus 1 N N:N	
		X0 X1 50kHz X0 X5 80kHz	
		X2 X5 10kHz	
		Y0 Y1 100kHz	
		X0 X7 X0-X3 X4-X7	
	⁴	2	
		64 6 16	
			3 8
			16
	⁵	X_Builder ⁶	IBM PC
		100 2	

I/O	I/O	60	
		6k	
		4000 D	
		0.3 S/	
		S S/	
		32	
		200	
7		128 /128 X0 X177 Y0 Y177 ¹	
		1024 M0 M1023	
		64 LM0 LM63	
		256 SM0 SM255	
		1024 S0 S1023	
		256 T0 T255 ²	
		256 C0 C255 ³	
		4000 D0 D3999	
		64 V0 V63	
		16 Z0 Z15	
		256 SD0 SD255	
		16 X0 X7	
		6	
		3	
		4	
	PTO	2	
		1	
		1 0 RS232	
		Modbus	
		X0 X1	50kHz X0 X5 80kHz
		X2 X5	10kHz
		Y0 Y1	50kHz
		X0 X7	
	⁴	2	
		64	6 16
			3 8
			16
	⁵	X_Builder ⁶	IBM PC

I/O	I/O	512 256 /256	
		8 8	
		12k	
		8000 D	
		0.09 S /	
		S 280 S /	
		32	
		221	
7		256 /256 X0 X377 Y0 Y377 ¹	
		2000 M0 M1999	
		64 LM0 LM63	
		256 SM0 SM255	
		992 S0 S991	
		256 T0 T255 ²	
		256 C0 C255 ³	
		8000 D0 D7999	
		64 V0 V63	
		16 Z0 Z15	
		256 SD0 SD255	
		16 X0 X7 /	
		6	
		3	
		3	
		12	
	PTO	2	
		2 0 RS232 1 RS232 RS485	
		2 485 RS422 RS485	
		Modbus 1 N	
		X0 X1 50kHz X0 X5 80kHz	
		X2 X5 10kHz	
		Y0 Y1 100kHz	
		X0 X17	
	⁴	2	
		64 6	
		16	
			3 8
	⁵	X_Builder ⁶ IBM PC	
		PDA	

&é,2&p

I/O

(2) 10ms T210 T

X_Builder

X_Builder
0



MC200

EEPROM

RAM

MC100

FLASH

MC280

FLASH EEPROM

RAM



1

30

2 MC200 MC280 PLC

PLC

STOP RUN

EEPROM

	→	→
EEPROM		
$\hat{0}$ $\hat{0}$		
$\hat{0}$ $\hat{0}$		

2-2

MC100
MC200 MC280
MC200
M100 M200
M300 M400
M100 M200 M300 M400



1	MC200	MC280	PLC	PLC
2	MC100	PLC		

MC100	EROMWR	D	D6000	D6999	EEPROM
	2	5ms			



EEPROM	100
EEPROM	CPU

MC200	X0	X17	MC100	MC280	X0	X17
-------	----	-----	-------	-------	----	-----

MC200 MC280

MC100 MC200 MC280 PLC

	PLC PLC
	/
	/



5	MC	PLC	5
---	----	-----	---

PLC PLC PLC

•
•
•
•
•
•

•

•

•

•

•

PLC/

MC100 MC200 MC280 PLC

SRAM




PLC
D M S T C

MC200 MC280
MC100



MC100 PLC T
PLC
PLC SRAM SRAM SRAM
SRAM PLC SRAM

PLC 2-4





1

STOP

系统块

保存范围 输出表 设置时间 输入过滤器 输入点

默认值

输入点开机模式


☒ 禁止输入点

输入点： X00

选择一个输入点为强制RUN输入点，当拨码开关置于ON档，而且系统处于STOP状态下，检测到该点由OFF至ON的状态变化时，系统进入RUN状态。

确定 取消 帮助

MC



1. : PLC STOP RUN D
2. : STOP RUN




2.1.6

3.


PLC 2 3 2-9





MC200

2-10



1.

0


3



2.



2-12

PLC





PLC

A Z a z 0 9
8

MC280/100/80 PLC 1000/500/140
2-15

MAIN 全局变量表			
	变量名	变量地址	注释
1	正向定位控制	X4	正向定位控制
2	反向点动	X3	反向点动
3	正向点动	X2	正向点动
4	原点回归	X1	原点回归
5	停止按钮	X0	停止按钮

信息输出

编译 通讯 查找

MC200 MC280 PLC

MC200 MC280 BFM
TO MC200 BFM MC200
FROM MC200 BFM
MC200 MC280 BFM 1T™ G@b°`
TO MC200 BFM

SD3 SD3 SM3
SD3
SD3
ERR

È ^ Ø •j • ð é |™ ð ™ € 1SM20 < ` ' Ÿ ™ ~ — (V...` ` SD20
SM20 Jc•Rý'15Ÿ•K™1"pA%É•(©1d° f!" +ñ .1µçp ÉA>'ãëé ?A9'•x' &/ý3+•F >|KIB +O &



SD3

SD20

PLC



PLC

PLC

->

PLC->

PLC

PLC

1

/

2

PLC

PLC

PLC

PLC

PLC

PLC

PLC

PLC

PLC

PLC

PLC PLC PLC

PLC PLC PLC

PLC PLC D

PLC PLC PLC

PLC

PLC PLC PLC 2-20



PLC PLC PLC 2-21



PLC

PLC


PLC

PLC

2-22



2-23



2-24

MAIN

变量地址	变量名称	变量类型	数据类型	注释
		TEMP	BOOL	
		TEMP	BOOL	
		TEMP	BOOL	
		TEMP	BOOL	

NETWORK
0

MO

[SET ON YO]

PLC

2-25

取消强制

地址	数据类型	是/否
M0	BOOL	☒

确定
取消

PLC

/

2-26

MAIN 元件状态监视表

	元件名称	数据类型	显示格式	当前值	新数值
1	X1	BOOL	二进制	OFF	
2	Y1	BOOL	二进制	OFF	
3	D1	WORD	十进制	0	
4	D2	WORD	十进制	0	

PLC
RAM

D

2-27




RAM




16 10 8 2

	MC	PLC	
3.1			39
3.1.1			39
3.1.2			40
3.1.3			41
3.1.4			41
3.1.5			42
3.1.6			42
3.1.7			43
3.1.8			43
3.1.9			44
3.1.10			44
3.1.11			45
3.1.12			45
3.1.13			45
3.2			46
3.2.1		Kn	46
3.2.2		Z	46
3.2.3			47
3.2.4	D R V	32	& ù - ò 47
3.3			


PLC



PLC I/O



X Y ON OFF



1 X

2 Y

3 STOP Y

1 2

0

ON OFF

RUN → STOP		
STOP → RUN		
2.2.1		



MCbus

M

S

1

2

STL

M

STL

S

S0 S19

0

ON OFF

RUN Ć STOP		
STOP Ć RUN		
2.2.1		

T

0

ON OFF


T

2

T

16

T



T

3

T

T0 T209	
T210 T251	
T252 T255	

1ms T PLC

10ms 100ms T PLC

T

4

4

1

2

RUN Ć STOP		
STOP Ć RUN		
2.2.1		

T


32767

32768

32767

T

C
16 32 2 4 C
C C



16 32
0
ON OFF

C	4	16	
16	32		I/O
	4		
		C	
C0 C199	16	16	
C200 C235	32	32	
C236 C259	32		I/O

SM

SM

PLC
PLC

SM
SM

- SM0 RUN ON
- SM1

16

3.2.2

Z

Z

Z

0

1

2

LM

0

LM

LM

ON OFF

LM

LM

LM

1

2

4.4

V

0

V

V

ON OFF

V

V

V

1

2

V

4.4

Kn

K n U n 1 8 n 4 U

- 1 K1X0 4 X0 X1 X2 X3
- 2 K3Y0 12 Y0 Y01 Y02 Y03 Y04 Y05 Y06 Y07 Y10 Y11 Y12 Y13
- 3 K4M0 16 M0 M1 M2 M3 ẽ M15
- 4 K8M0 32 M0 M1 M2 M3 ẽ M31

Kn

MOV 2#10001001 K2M0 MOV 16#89 K2M0 MOV 137 K2M0 K2M0

K2M0	M7	M6	M5	M4	M3	M2	M1	M0
16#89	1	0	0	0	1	0	0	1

Kn

Kn

DBITS 16# FFFFFFF0 K1M0

2 K1M0 16 1c 28 K1M0 4
16 1c 2 K1M0=16 c 12

MC200/ MC280 PLC Z Z

= Z

D0Z0 Z0=3 D0 Z0 3

D3

Z0=3 45 MOV 45 D0Z0 MOV 45 D3 D3

45

1

LD M01

MOV 6 Z1

SFTR X0Z1 M0 8 2

LD M0 1

SFTR X6 M0 8 2

Z1=6

X0Z1 = X 0 Z1 = X6

2

LD M0 1

MOV 30 Z20

MOV D100Z20 D0

LD M0 1

MOV D130 D0

Z20=30

D100 Z20 = D 100 Z20 = D130

1

Z

Z

Z

MOV -30 Z20

MOV D100Z20 D0

MOV D70 D0

2 SM SD

3 Z

D

D7999

Z

D7999Z0

Z0=9

Z

K1X0Z10

Z

Kn

LD M1

MOV 3 Z10

MOV K1X0Z10 D0

LD M1

MOV K1X3 D0

Z10=3

K1X0Z10=K1X 0 Z10 =K1X3

1 INT

Bit15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

2 DINT

D(R)		15														
	Bit15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D+1 (R+1)		16														
	Bit15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

3 WORD

Bit15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

4 DWORD

D(R)		16														
	Bit15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D+1 (R+1)		16														
	Bit15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

32

D0 D1

0x 67DA

DINT DWORD

32

WORD

DMOV

9

0

2.

)

1bit,1byte,1word,2word

1Bit

0

8Bit

0

16Bit

7

32Bit

7

8 16 32 8 16 32 2 4 8

0 7 8 7

100 101 102 ë ë ë ë ë ë

20 21 22 ë ë ë ë ë ë

160 161 162 ë ë ë ë ë ë

80 81 82 ë ë ë ë ë ë

—

8Bit 11100011

$$1 \quad 27+1 \quad 26+1 \quad 25+0 \quad 24+0 \quad 23+0 \quad 22+1 \quad 21+1 \quad 20 = 227$$

—

32 AC2F

$$A \quad 163+C \quad 162+2 \quad 161+F \quad 160 = 44079$$

PLC

D	32bit	C
---	-------	---

16bit	D	bit15	D	-32,768	32,767	32bit
-------	---	-------	---	---------	--------	-------

2	D	bit31	D	-2,147,483,648
---	---	-------	---	----------------

2,147,483,647

0 1Word

7FFFFFFF	2,147,483,647
----------	---------------

1

PLC

2

```
a      m      e      a = m | b^e      m      d.ddd...dd      b      e      988436216
```

9.8844 108,

PLC
32bit

PLC

BOOL		1	ON OFF 1 0
INT		16	32768 32767
DINT		32	2147483648 2147483647
WORD		16	0 65535 16#0 16#FFFF
DWORD		32	0 4294967295 16#0 16#FFFFFFFF
REAL		32	1.175494E-38 3.402823E 38 ¹

X-builder

a.

E-6E6X-builder

7óô-E6-E-6

b.

E-6E+6E6-E-6X-builder

7ô6

BOOL										C	T			
	X	Y	M	S	LM	SM								
INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R
		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R

MC200 PLC

16	8949	32768 32767	
16	65326	0 65535	
32	2147483646	2147483648 2147483647	
32	4294967295	0 4294967295	
16	16#1FE9	16#0 16#FFFF	
32	16#FD1EAFE9	16#0 16#FFFFFFFF	
16	8#7173	8#0 8#177777	
32	8#71732	8#0 8#3777777777	
16	2#10111001	2#0 2#1111111111111111	
32	2#101110011111	2#0 2#1111111111111111 1111111111111111	
	3.1415E-16 3.1415E 3 0.016	1.175494E-38 3.402823E 38	IEEE-754 7

	MC	PLC	
4.1			53
4.1.1	LAD		53
4.1.2	IL		54
4.1.3	SFC		54
4.2			55
4.2.1			55
4.2.2			55
4.2.3			55
4.3			55
4.3.1			55
4.3.2			56
4.4			58
4.4.1			58
4.4.2			58
4.4.3			58
4.4.4			59
4.4.5			59
4.5			61
4.5.1			61
4.5.2			61
4.5.3			61

LAD

IL

SFC

PLC

PLC

1

2

PLC

		LD X0 OR X14 AND X14 MPS OUT Y0 AND X1 OUT Y1 MPP AND X2 MPS OUT Y2 AND X3 AND X4 OUT Y3 MRD LD X5 AND X6 LD X7 AND X10 ORB ANB OUT Y4 MPP OUT Y5

<pre>/*用户程序运行第一个周期，激活S0步进状态*/ SM1 [SET S0] /*步进状态S0的处理*/ S0 Y0 M0 [SET S20] /*步进状态S20的处理*/ S20 Y1 M1 S0 [RET]</pre>	
--	--

POU

2.2.1



X_Builder

R D R


D R

D

D R




/* */



2.2.3

4.4.3

	变量	变量地址	注释
1	水压	X0	水压标志
2	计时	T0	
3	启动1	M0	
4	启动2	M1	
5	停止1	M2	
6	告警灯	T0	水量告警灯
7	阀门	T1	控制阀



MC200 MC280

PLC

1
2
3

1 6
6
MAIN SBR1 SBR2 SBR3 SBR4 SBR5 SBR6
CALL

2

● MAIN SBR0 SBR0
● MAIN SBR0 SBR1 SBR0
3 64
4 16 16
5 CALL

6

1

LM V

2

3

IN OUT IN_OUT TEMP

- IN
- OUT
- IN_OUT
- TEMP

4

MAIN *SBR_1 *

变量地址	变量名称	变量类型	数据类型	注释
V0	IN1	IN	INT	
V1	IN2	IN_OUT	INT	
		OUT	BOOL	
V2	OUT1	TEMP	INT	
		TEMP	BOOL	

SM0

[ADD V0 V1 V2]

3

CALL SBR_1

- IN1 3
- IN2 2
- OUT1 D0

•		S	1	S ₁	S ₂	S ₃
•		D	1	D ₁	D ₂	



5.1		63
5.1.1 LD		63
5.1.2 LDI		63
5.1.3 AND		64
5.1.4 ANI		64
5.1.5 OR		64
5.1.6 ORI		65
5.1.7 OUT		65
5.1.8 ANB		66
5.1.9 ORB		66
5.1.10 MPS		67
5.1.11 MRD		67
5.1.12 MPP		67
5.1.13 EU		68
5.1.14 ED		68
5.1.15 INV		68
5.1.16 SET		69
5.1.17 RST		69
5.1.18 NOP		69
5.2		70
5.2.1 MC		70
5.2.2 MCR		70
5.3 SFC		71
5.3.1 STL SFC		71
5.3.2 SET Sxx SFC		71
5.3.3 OUT Sxx SFC		71
5.3.4 RST Sxx SFC		71
5.3.5 RET SFC		72
5.4		73
5.4.1 TON		73
5.4.2 TONR		73
5.4.3 TOF		74
5.4.4 TMON		74
5.5		75
5.5.1 CTU 16		75
5.5.2 CTR 16		75
5.5.3 DCNT 32		76

										MC200 MC100 MC80 MC280			
LD										1			
S	BOOL	X	Y	M	S	LM	SM		Dx.y*		C	T	

* MC280

S

LD

ON

OFF

M0

Y0

D1.2

Y0

LD D1.2

OUT Y0

LD M0

OUT Y0

M0 ON Y0 ON

D1 2 1 Y0 ON

MC100

MC280

C256 C511 T256 T511 S0 S4096

1 Dx.y 4

M1536 M2047

M1536 M10240

										MC200 MC100 MC80 MC280			
LDI										1			
S	BOOL	X	Y	M	S	LM	SM		Dx.y*		C	T	

* MC280

S

LDI

ON

OFF

M0

Y0

D1.2

Y0

LDI D1.2

OUT Y0

LDI M0

OUT Y0

M0 OFF Y0 ON

D1 2 1 Y0 ON

MC100


MC280


C256 C511 T256 T511 S0 S4096

1 Dx.y 4


M1536 M2047


M1536 M10240




S**S** ON/OFF

LD M0
OR M1
OUT Y0





		MC200	MC100	MC80	MC280
MPS		1			


EU	
EU	

OFF ON	MO
--------	----

ED	
ED	

ON OFF	
--------	--

INV



												MC200 MC100 MC80 MC280					
— —[SET (D)]																	
SET												1					
S	BOOL		Y	M	S	LM	SM		Dx.y		C	T					


LD M0
SET M1

RST (D)												MC200				MC100		MC80		MC280	
RST												1									
S	BOOL		Y	M	S	LM	SM		Dx.y		C	T									


LD M0
RST M1

D T

		MC200 MC100 MC80 MC280
NOP		1

										MC200 MC100 MC80 MC280			
MC										3			
S	INT												

S

										MC200 MC100 MC80 MC280			
MCR										1			
S	INT												

S

- 1

MC MCR

MC-MCR

MC

MC-MCR

0 7

MCR

MC-MCR
- 2

MC

MC-MCR
- 3

MC

MC-MCR
- 1

MCR
- 2

MCR
- 3

MC-MCR
- 7

MC-MCR
- 4

MC-MCR

OUT TON TOF PWM HCNT PLSY PLSR DHSCS
SPD DHSCI DHSCR DHSZ DHST DHSP BOUT

LD M0

MC 0

LD SM0

OUT Y0

MCR 0

M0 ON MC 0 - MCR 0


Y0


ON M0 OFF MC 0 - MCR 0

OUT

Y0

Y0 OFF




			MC200	MC100	MC80	MC280
STL			3			
S	BOOL	S				

D

[RET]		MC200 MC100 MC80 MC280
RET		1

 TOF D		MC200	MC100	MC80	MC280

		MC200 MC100 MC80 MC280
CTU D S		5
D	INT	

[DCNT (D) (S)]		MC200 MC100 MC80 MC280
	DCNT D S	7

6.1		83
6.1.1 FOR		83
6.1.2 NEXT		83
6.1.3 LBL		84
6.1.4 CJ		85
6.1.5 CFEND		85
6.1.6 WDT		86
6.1.7 EI		86
6.1.8 DI		86
6.1.9 CIRET		86
6.1.10 STOP		86
6.1.11 CALL		87
6.1.12 CSRET		87
6.2		88
6.2.1 MOV		88
6.2.2 DMOV		88
6.2.3 RMOV		89
6.2.4 BMOV		89
6.2.5 FMOV		90
6.2.6 DFMOV		90
6.2.7 SWAP		91
6.2.8 XCH		91
6.2.9 DXCH		92
6.2.10 PUSH		92
6.2.11 FIFO		93
6.2.12 LIFO		94
6.2.13 WSFR		95
6.2.14 WSFL		96
6.3		97
6.3.1 ADD		97
6.3.2 SUB		97
6.3.3 MUL		98
6.3.4 DIV		98
6.3.5 SQT		99
6.3.6 INC		99
6.3.7 DMC		100
6.3.8 VABS		100
6.3.9 NEG		100

6.3.10	DADD		101
6.3.11	DSUB		101
6.3.12	DMUL		102
6.3.13	DDIV		102
6.3.14	DSQT		103
6.3.15	DINC		103
6.3.16	DDMC		104
6.3.17	DVABS		104
6.3.18	DNEG		105
6.3.19	SUM		105
6.3.20	DSUM		106
6.4			106
6.4.1	RADD		106
6.4.2	RSUB		107
6.4.3	RMUL		107
6.4.4	RDIV		108
6.4.5	RSQT		108
6.4.6	RVABS		109
6.4.7	RNEG		109
6.4.8	SIN	SIN	109
6.4.9	COS	COS	110
6.4.10	TAN	TAN	110
6.4.11	POWER		111
6.4.12	LN	LN	111
6.4.13	EXP		112
6.4.14	RSUM		112
6.4.15	ASIN	ASIN	113
6.4.16	ACOS	ACOS	113
6.4.17	ATAN	ATAN	114
6.4.18	LOG		114
6.4.19	RAD	->	114
6.4.20	DEG	->	115
6.5			116
6.5.2	DTI		116
6.5.3	ITD		117
6.5.4	FLT		117
6.5.5	DFLT		117
6.5.6	INT		118
6.5.7	DINT		118
6.5.8	BCD	16 BCD	119
6.5.9	DBCD	32 BCD	119
6.5.10	BIN	16 BCD	120
6.5.11	DBIN	32 BCD	120
6.5.12	GRY	16	121
6.5.13	DGRY	32	121

6.5.14	GBIN	16		121
6.5.15	DGBIN	32		122
6.5.16	SEG	7		122
6.5.17	ASC	ASCII		123
6.5.18	ITA	16 16	ASCII	123
6.5.19	ATI	ASCII 16 16		124
6.5.20	LCNV			124
6.5.21	RLCNV			125
6.6				127
6.6.1	WAND			127
6.6.2	WOR			127
6.6.3	WXOR			127
6.6.4	WINV			128
6.6.5	DWAND			128
6.6.6	DWOR			129
6.6.7	DWXOR			129
6.6.8	DWINV			129
6.7				130
6.7.1	ROR	16		130
6.7.2	ROL	16		131
6.7.3	RCR	16		131
6.7.4	RCL	16		132
6.7.5	DROR	32		132
6.7.6	DROL	32		133
6.7.7	DRCR	32		133
6.7.8	DRCL	32		134
6.7.9	SHR	16		134
6.7.10	SHL	16		135
6.7.11	DSHR	32		135
6.7.12	DSHL	32		136
6.7.13	SFTR			136
6.7.14	SFTL			137
6.8				138
6.8.1	FROM			138
6.8.2	DFROM			139
6.8.3	TO			140
6.8.4	DTO			141
6.8.5	VRRD			141
6.8.6	REFF			142
6.8.7	REF	I/O		142
6.8.8	EROMWR	EEPROM		143
6.8.9	PR			144
6.8.10	TKY			146
6.9				147
6.9.1	TRD			147

6.9.2	TWR		148
6.9.3	TADD		149
6.9.4	TSUB		150
6.9.5	HOUR		151
6.9.6	DCMP	= < > <> >= <=	152
6.9.7	TCMP	= < > <> >= <=	153
6.9.8	HTOS		154
6.9.9	STOH		154
6.10	IO		155
6.10.1	HCNT		155
6.10.2	DHSCS		157
6.10.3	DHSCI		158
6.10.4	DHSPI		159
6.10.5	DHSCR		160
6.10.6	DHSZ		161
6.10.7	DHST		162
6.10.8	DHSP		164
6.10.9	SPD		166
6.10.10	PLSY		167
6.10.11	PLSR		168
6.10.12	PLS		170
6.10.13	PLSB		171
6.10.14	PWM		173
6.11			174
6.11.1	PID		174
6.11.2	RAMP		177
6.11.3	HACKLE		178
6.11.4	TRIANGLE		179
6.11.5	ABSD		180
6.11.6	DABSD		181
6.11.7	ALT		182
6.12			182
6.12.1	Modbus		

6.14.4.2 CO
1.1 BIT ON
6.14.6.1 TS ON
6.14.6.2 TS ON
6.15

6.15.2 BLF

6.15.9 BF
6.16

6.16.2 AN < >

6.19.8 STRMOV	228
6.21	229
6.21.1 ZRN	229
6.21.2 PLSV	230
6.21.3 DRV1	231
6.21.4 DRVA	232
6.21.5 ABS	233
6.21.6 DSZR DOG	234
6.21.7 STOPDV	236
6.21.8 LIN	237
6.21.9 CW	239
6.21.10 CCW	240
6.21.11 MOVELINK	242
6.21.12 GEARBOX	243
6.21.13 DRVC	243
6.21.14 CAMTABLE	244
6.21.15 CAMBOX	245
6.22	247
6.22.1 MEAN	247
6.22.2 WTOB	247
6.22.3 BTOW	249
6.22.4 UNI	250
6.22.5 DIS	

[FOR (S)]										MC200 MC100 MC80 MC280					
FOR S										3					
S	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R

S

[NEXT]										MC200 MC100 MC80 MC280					
NEXT										1					

1 FOR NEXT FOR-NEXT
2 FOR FOR-NEXT
3 FOR FOR-NEXT FOR-NEXT

1 FOR-NEXT POU
2 FOR-NEXT MC200 CPU
8 FOR-NEXT
3 FOR-NEXT

SM1

| |

[

MOV

0

D0

]

M2

|

|↑|

[

FOR

100

]

SM0

|

|

[

INC

D0

]

[

NEXT

]

LD SM1

MOV 0 D0

LD M2

EU

FOR 100

LD SM0

INC D100

NEXT

D0=0

M2=OFF



M2

OFF ON


FOR-NEXT

100


D0=100



4 CJ



5 MC-MCR FOR-NEXT



FOR-NEXT

WDT


		MC200 MC100 MC80 MC280											
[LBL (S)]													
LBL S		3											
S	INT												

S

1 S
2

1 S 0 S 127
2

CJ



CJ (S)										MC200 MC100 MC80 MC280			
CJ S										3			
S	INT												

[WDT]	MC200	MC100	MC80	MC280
WDT				
	1			

Ü

4

Ü

4

[EI]

MC200 MC100 MC80 MC280

		MC200	MC100	MC80	MC280
CALL	1	2	ë		

CALL

1 CALL

CALL

2 CALL

SBR1

DINT/DWORD

- CALL SBR1 Z0 Z
 - CALL SBR1 C199 C0 C199
 - CALL SBR1 K2X0 Kn 1 n 3
- SBR1

DINT/DWORD
DINT/DWORD
DINT/DWORD
INT/WORD

- CALL SBR1 C200 C200 C255
- CALL SBR1 K2X0 Kn 4 n 8

INT/WORD
INT/WORD

3 CALL

SBR1

OUT IN_OUT

- CALL SBR1 321
- CALL SBR1 K4X0 K4X0
- CALL SBR1 SD0 SD0

OUT IN_OUT
OUT IN_OUT
OUT IN_OUT

4 CALL

		MC200	MC100	MC80	MC280
CSRET		1			

[MOV (S) (D)]												MC200 MC100 MC80 MC280					
MOV S D												5					
S	INT			KnY	KnM	KnS	Kn	KnSM	D	SD	C	T	V	Z	R		
D	INT			KnY	KnM	KnS	Kn		D	SD	C	T	V	Z	R		

S

D

D S

S

1

MOV

100

100 45535

2

C0 C199

10

X0

500

500

D0


D10

D10 D10=500

LD X0


MOV D0 D10

[DMOV (S) (D)]										MC200 MC100 MC80 MC280			
DMOV S D										7			
S	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD			

										MC200 MC100 MC80 MC280					
RMOV S D										7					
S	REAL								D				V		R
D	REAL								D				V		R

S


D



LD X0
RMOV D0 D10
X0=ON D0,D1 D10,D11 D10,D11 =5.000050


S

D S

										MC200 MC100 MC80 MC280					
BMOV S1 D S2										7					
S1	INT		KnX	KnY	KnM	KnS	KnLM		D	SD	C	T	V		R
D	INT			KnY	KnM	KnS	KnLM		D		C	T	V		R
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R

S

D



LD X0
BMOV D0 D100 10
D100 10

S2

S1

S2

S2

S2

D

S1

.....

										MC200 MC100 MC80 MC280					
FMOV S1 D S2										7					
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R
D	INT			KnY	KnM	KnS	KnLM		D		C	T	V		R
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R

S1

1 S1 D S2 C C0 C199

2 S2 0

D

3 S1 D Kn Kn


S2



LD X0
FMOV D0 D100
10

S1

D S2 X0=ON D0 D100 10 D100=D101=
S1 =D109=D0=300

										MC200 MC100 MC80 MC280					
DFMOV S1 D S2										9					
S1	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
D	DINT			KnY	KnM	KnS	KnLM		D		C		V		R
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R

S1


1 S1 D S2 C C200 C255

D

2 S2 0

3 S1 D Kn Kn

S2




LD X0
DFMOV D0 D10
10

S1

D S2 X0=ON D0,D1 D10 10 2 D10,D11 =
S1 D12,D13 = = D28,D29 = D0,D1 =100000

[SWAP (D)]										MC200 MC100 MC80 MC280					
SWAP D										3					
D	INT			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R



LD X0
SWAP D0

X0=ON D0=0x1027 4135
10000 D0 D0=0x2710

D
D

[XCH (D1) (D2)]										MC200 MC100 MC80 MC280					
XCH D1 D2										5					
D1	INT			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R
D2	INT			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R

D1 1 MC PLC
D2 2

D1
D2
D1 D2

Kn D1
D2 Kn .

1





X0=ON D0 D10
D0=5000
D10=1000
D0=1000 D10=5000
2

LD
XCH

/*用户人机界面访问D0 D1，对用户来说是可见的*/

/*初始化时要记得交换数据位置，使它符合用户人机界面的规则*/

FIFO												MC200				MC100		MC80		MC280	
FIFO									D1		D2		S								
												7									
D1	INT								D				V		R						
D2	INT			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R						
S	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R						



1	M0=ON	D101	D0	D101	D110
		D110	0		

```
2          D0=0   D100=10   D101=1000   D102=2000
D109=9000  D110=10000
```

```
3          D0=1000  D100=9  D101=2000  D102=3000
D109=10000  D110=0
```

$$\begin{array}{ccccccc} 1 & & & & & & D1 \\ & D1 & & & & & D2 \\ & & D1 & & 1 & D1 & S \\ & & & & & & 0 \end{array}$$

2	D1	0
	SM180	1

1

2 **D1**

3 S 0

LIFO (D1) (D2) (S)										MC200 MC100 MC80 MC280					
LIFO D1 D2 S										7					
D1	INT								D				V		R
D2	INT			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R
S	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R

1

S

1

D2

D1

1

2

D1

0

SM180

1

2

D1

3

S

0

M0

LIFO

9

D100

1000

D0

10

LD M0

LIFO D100 D0 10

栈指针

D0

D110

D109

D108

D107

D106

D105

D104

D103

D102

D101

D100

1 M0=ON D110 D0 D101 D110

2 D0=0 D100=10 D101=1000

D102=2000 D109=9000 D110=10000


3 D0=10000 D100=9 D101=1000

D102=2000 D109=9000 D110=10000

MC200 MC100 MC80 MC280 $\left[\begin{array}{c} \text{---} \end{array} \right] \text{WSFR} \quad (S1) \quad (D) \quad (S2) \quad (S3) \quad]$

										MC200 MC100 MC80 MC280						
[ADD (S1) (S2) (D)]																
ADD S1 S2 D										7						
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
D	INT			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R	


S1 1
S2 2
D



LD X0
ADD D0 D1 D10
X0=ON D0 1000 D1 2000
D10 D10=3000

1 S1 S2 D
2 D 32767
SM181 0 SM180
32768 SM182

										MC200 MC100 MC80 MC280						
[SUB (S1) (S2) (D)]																
SUB S1 S2 D										7						
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
D	INT			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R	

										MC200 MC100 MC80 MC280						
MUL S1 S2 D										8						
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
D	DINT			KnY	KnM	KnS	KnLM		D		C		V		R	

S11

S22

D

MUL32

S1S2

D

X0

MUL

D01000

D12000

D102000000

LD X0

MUL D0 D1 D10

X0=ON D0 1000 D1 2000

D10,D11 D10,D11 =2000000

DIV (S1) (S2) (D)												MC200 MC100 MC80 MC280					
DIV S1 S2 D												7					
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		
D	INT			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R		

S11

S22

D

DIV00

S1S2

D D

X0

DIV

D02500

D11000

D102

LD X0

DIV D0 D1 D10

X0=ON D0 2500 D1 1000

D10,D11 D10=2 D11=500

										MC200 MC100 MC80 MC280						
SQT S D										5						
S	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
D	INT			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R	

S

S 0

D

1

S

X0	1000 31	
	SQT	D0 D10

LD X0

SQT D0 D10

D

2

D

0

X0=ON

D0 1000

D10 D10=31

SM180

SM182

										MC200 MC100 MC80 MC280						
INC D										3						
D	INT			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R	

[DEC (D)]												MC200 MC100 MC80 MC280					
DMC D												3					
D	INT			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R		

D -32768 32767

D 1

X0

LD X0
DMC D0
D0=999

X0=ON D0 1000 1 D0=999

VABS (S) (D)												MC200 MC100 MC80 MC280					
VABS S D												5					
S	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		
D	INT			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R		

S -32767 32767 S -32768

D

S

X0

LD X0
VABS D0 D10

X0=ON D0 -1000 D10 D10=1000

[NEG (S) (D)]												MC200 MC100 MC80 MC280					
NEG S D												5					
S	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		
D	INT			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R		

S -32767 32767 S -32768

D

S

X0

LD X0
NEG D0 D10

X0=ON D0 1000 D10 D10=-1000

										MC200 MC100 MC80 MC280					
[DADD (S1) (S2) (D)]															
DADD S1 S2 D										10					
S1	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
S2	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
D	DINT			KnY	KnM	KnS	KnLM		D		C		V		R

S1 1

S2 2

D

1 **S1 S2 D**

2 **D** 2147483647

SM181 0

SM180 2147483648

SM182

X0	[	DADD	D0	D2	D10	]
----	---	------	----	----	-----	---

LD X0

DADD D0 D2 D10

X0=ON D0,D1 100000 D2,D3

200000 D10,D11 D10,D11

=300000

										MC200 MC100 MC80 MC280					
[DSUB (S1) (S2) (D)]															
DSUB S1 S2 D										10					
S1	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
S2	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
D	DINT			KnY	KnM	KnS	KnLM		D		C		V		R

S1 1

S2 2

D

1 **S1 S2 D**

2 **D** 2147483647

SM181 0

SM180 2147483648

SM182

X0	[	DSUB	D0	D2	D10	]
----	---	------	----	----	-----	---

LD X0

DSUB D0 D2 D10

X0=ON D0,D1 100000 D2,D3

200000 D10,D11 D10,D11

100000

										MC200 MC100 MC80 MC280					
DMUL S1 S2 D										10					
S1	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V	R	
S2	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D						

DSQT (S) (D)										MC200 MC100 MC80 MC280					
DSQT S D										7					
S	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
D	DINT			KnY	KnM	KnS	KnLM		D		C		V		R

S

D

S 0

LD X0

DSQT D0 D10

1

S

D

2

D

0

SM180

X0=ON

D0,D1

83000

D10,D11

D10,D11

=288

SM182

DINC (D)										MC200 MC100 MC80 MC280						
DINC D										4						
D																

D

DDEC (D)		MC200	MC100	MC80	MC280

DNEG (S) (D)												MC200 MC100 MC80 MC280					
DNEG S D												7					
S	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R		
D	DINT			KnY	KnM	KnS	KnLM		D		C		V		R		

S

D


S

2147483647

2147483647

S

2147483648



DSUM </									
---	--	--	--	--	--	--	--	--	--

S1

S2

D

S1

S2 2

D

S0

[DMOV 100000 100000 D0]

[DMOV 200000 200000 D2]

[DMOV 300000 300000 D4]

[DMOV 400000 400000 D6]

[DMOV 500000 500000 D8]

X0

[DSUM 100000 D0 5 1500000 D100]

LD S0

DMOV 100000 D0

DMOV 200000 D2

DMOV 300000 D4

DMOV 400000 D6

DMOV 500000 D8

LD X0

DSUM D0 5 D100

0 S2 255

X0=ON D0 5 2

D100,D101

D100,D101 = D0,D1 D8,D9 =1500000

[RADD (S1) (S2) (D)]											MC200 MC100 MC280					
RADD S1 S2 D											10					
S1	REAL								D				V		R	
S2	REAL								D				V		R	
D	REAL								D				V		R	

S1

S2

D

S1

S2

D

X0

[RADD -1000.20 D0 2000.500 1000.300 D10]

LD X0

RADD D0 D2 D10

1 S1 S2

X0=ON D0,D1 -1000.20 D2,D3 2000.500

D10,D11 D10,D11 =-1000.300

2 D

1.701412e 038

1.701412e 038


RSUB (S1) (S2) (D)												MC200 MC100 MC280					
RSUB S1 S2 D												10					
S1	REAL								D					V		R	
S2	REAL								D					V		R	
D	REAL								D					V		R	

S1 1
S2 2
D

1

 [RVABS (S) (D)]									MC200 MC100 MC280				
RVABS S D									7				
S	REAL							D				V	R
D	REAL							D				V	R

S
D




S D

```
LD X0
RVABS D0 D10
X0=ON D0,D1 -10000.2
D10,D11 D10,D11 =10000.2
```

 [RNEG (S) (D)]									MC200 MC100 MC280				
RNEG S D									7				
S	REAL							D				V	R
D	REAL							D				V	R

S
D




S D

```
LD X0
RNEG D0 D10
X0=ON D0,D1 =10000.2
D10,D11 D10,D11 =-10000.2
```

 [SIN (S) (D)]									MC200 MC100 MC280				
SIN S D									7				
S	REAL							D				V	R
D	REAL							D				V	R

2 D 0 SM180

S
D



1 S SIN
D

```
LD X0
SIN D0 D10
```

1 **S**
COS
D
2 **D** 0
SM180

1 **S**

TAN

D

2 **D**


1.701412e 038

-1.701412e 038


SM181

0 SM180

[POWER (S1) (S2) (D)]												MC200 MC100 MC280					
POWER S1 S2 D												10					
S1	REAL								D				V		R		
S2	REAL								D				V		R		
D	REAL								D				V		R		

										MC200 MC100 MC280			
EXP S D										7			
S	REAL								D			V	R
D	REAL								D			V	R


S
D



LD X0
EXP D0 D10

X0=ON D0,D1 =10.0 EXP D10,D11 D10,D11
=22026.464844


1 S EXP
D
2 D
1.701412e 038
1.701412e 038
SM181
0 SM180

										MC200 MC100 MC280			
RSUM S1 S2 D										9			
S1	REAL								D			V	R
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D			V	R
D	REAL								D			V	R

S1}
S2
D

S1 S2 2
D

1 0 S2 255


										MC280				
ATAN (S) (D)										7				
S	REAL								D				V	R
D	REAL								D				V	R

2 D 0 SM180

S
D




1 S
TAN-1 D SM0=ON (D0 D1) 3.14 TAN-1 (D10 D11) (D10 D11)=1.262481


										MC280				
LOG (S) (D)										7				
S	REAL								D				V	R
D	REAL								D				V	R

2 D SM181
0 SM180


S
D



1 S LOG
D LOG 10 SM0=ON D0(D1) 3.0 D10(D11) D10(D11)=0.477121

										MC280				
RAD (S) (D)										7				
S	REAL								D				V	R
D	REAL								D				V	R

S 1 S D
D 2 0 SM180



SM0=ON D0(D1) 180.0 D10(D11) D10(D11)=3.141593

DEG (S) (D)				MC280
DEG (S) (D)				7
S	REAL		D	

										MC200 MC100 MC280			
[INT (S) (D)]													
INT AS D										6			
S	RE								D			V	R
D	INT			KnY	KnM	KnS	KnLM		D		C	T	V
												Z	R

S

D

S 32767 D=32767 S -32768 D=-32768

1

S

D

LD X0

INT D0 D10

2

Find the value

X0=ON

D0,D1 =10000.5)

D10=10000

3.0 -C • 2Qr PDfYadö

MC200 MC100 MC280

| | [DINT (S) (D)]

X0

INT

10000.50


10000

D0

D10

S	9999	S	9999	D
D				

16 BCD **S** **D**



```
LD  X0
BCD  D0  D10
```

X0=ON D0=0x0D05 3333 16 BCD. 在 Y TM D10-T
D10=0x3333 13107 Y TM~ p T }

					MC200	MC100	MC80	MC280
[	BIN	(S)	(D)	]				

[GRY (S) (D)]										MC200 MC100 MC80 MC280					
GRY S D										5					
S	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R
D	WORD			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R

S
D



16 S D

D0 D10

D



D

[illegible]

[ASC (S1~S8) (D)]										MC200 MC100 MC80 MC280					
ASC S1 S8 D										19					
S1	WORD														
S2	WORD														
S3	WORD														
S4	WORD														
S5	WORD														
S6	WORD														
D	WORD								D		C	T	V	Z	R

TM~ Ž2 ~¼R•

S1 S8 8 0
ASCII 0x21 0x7E
8 0X00
D

S1 S8 ASCII
D SM186=OFF D
ASCII SM186=ON D
1 ASCII

MO	[	ASC	12345678	12849	D0	]
----	---	-----	----------	-------	----	---

LD M0
ASC 12345678 D0
M0=ON ASCII
● SM186=OFF D0=0x3231
D1=0x3433 D2=0x3635 D3=0x3837
● SM186=ON D0=0x31 D1=0x32
D2=0x33 D3=0x34 D4=0x35 D5=0x36 D6=0x37
D7=0x38

										MC200	MC100	MC80	MC280
[ITA (S1) (D) (S2)]													

● SM186=OFF
D21=0x3637

D20=0x3839

● SM186=ON
D22=0x37 D23=0x36

D20=0x39 D21=0x38

										MC200 MC100 MC80 MC280					
[ATI (S1) (D) (S2)]															
ATI S1 D S2										7					
S1			KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R
D				KnY	KnM	KnS	KnLM		D		C	T	V	Z	R
S2			KnX	KnY	KnM	KnS	KnLM	KnSM	D				V	Z	R

S1 ASCII
0x30 S1 0x39 0x41 S1 0x46 SM186=OFF
S1


>0ëñ%
XnWë+ñ' Y P@ % W0 x

PLC

$$A = (V_{SL} - V_{SH}) / (V_{ML} - V_{MH}) * 10000$$
$$B = V_{SL} - (V_{ML} * A / 10000)$$
$$D_n = (S_n * A / 10000) + B$$

D_n

32767 32767 -32768 -32768



LCNV

D300 = -10
D301 = 50
D302 = 150

					MC200 MC280	
		RLCNV	(S1)	(S2)	(D)	(S3)

S3 1 S3 64

PLC

V_{MH} V_{ML} V_{SL} V_{SH}

S_n

D_n


$A = (V_{SL} - V_{SH}) / (V_{ML} - V_{MH}) * 10000$

$B = V_{SL} - (V_{ML} * A / 10000)$

$D_n = (S_n * A / 10000) - B$

D_n 32767 32767

-32768 -32768



```
LDI M1
RMOV 282 D1000
RMOV 3530 D1002
RMOV 260 D1004
RMOV 3650 D1006
LDI M4
RMOV 282 D100
RMOV 3530 D102
RMOV 1906 D104
RMOV 0 D106
RMOV 5000 D108
RMOV -115 D110
LD M2
RLCNV D100 D100 D1000 D200 6
M2=ON LCNV
```

D200(D201) = 260
D202(D203) = 3650
D204(D205) = 1955
D206(D207) = -34.3288
D208(D209) = 5184.267
D210(D211) = -154.357

[WAND (S1) (S2) (D)]										MC200 MC100 MC80 MC280						
WAND S1 S2 D										7						
S1	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
S2	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
D	WORD			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R	

S11

S22

D

X0

[WAND

46739D0

37678D1

37378D10

]

LD X0

WAND

D0 D1 D10

X0=ON

D0=

S1 S2

D

										MC200 MC100 MC80 MC280					
[DWOR (S1) (S2) (D)]															
DWOR S1 S2 D										10					
S1	DWORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
S2	DWORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
D	DWORD			KnY	KnM	KnS	KnLM		D		C		V		R

D

S1 1
S2 2
D



LD X0
 DWOR D0 D2 D10

X0=ON D0, D1 =2#10110010101001101110011001010010 2997282386
 D2, D3 =2#00111010001110110011000100110011 976957747
 D10, D11 D10, D11 =2#1011101010111111111011101110011 3133142899

S1 S2

										MC200 MC100 MC80 MC280					
[DWXOR (S1) (S2) (D)]															
DWXOR S1 S2 D										10					
S1	DWORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
S2	DWORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
D	DWORD			KnY	KnM	KnS	KnLM		D		C		V		R

S1 1
S2 2
D




LD X0
 DWXOR D0 D2 D10

X0=ON D0,D1 =2#10110010101001101110011001010010 2997282386
 D2,D3 =2#00111010001110110011000100110011 976957747
 D10, D11 D10, D11 =2#10001000100111011101011101100001 2292045665

S1 S2
D

										MC200 MC100 MC80 MC280					
[DWINV (S) (D)]															
DWINV S D										7					
S	DWORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
D	DWORD			KnY	KnM	KnS	KnLM		D		C		V		R

S
D



LD X0
 DWINV D0 D10

X0=ON D0,D1 =2#10110010101001101110011001010010 2997282386
 D10,D11 D10,D11 =2#01001101010110010001100110101101 1297684909

S
D

ROR <i>(S1)</i> <i>(D)</i> <i>(S2)</i>											MC200 MC100 MC80 MC280					
											SM181					
ROR S1 D S2											7					
S1	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
D	WORD			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R	
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	

S1 1

D

S2 2

S1

S2

D

SM181

0

Kn Kn 4

TM €61v

[RCL (S1) (D) (S2)]										MC200 MC100 MC80 MC280					
										SM181					
RCL S1 D S2										7					
S1	WORD	KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	

— — [DROL (S1) (D) (S2)]										MC200 MC100 MC80 MC280					
										SM181					
DROL S1 D S2										9					
S1	DWORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
D	DWORD			KnY	KnM	KnS	KnLM		D		C		V		R
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R

S1 1 0 Kn Kn 8
D
S2 2

MO
 |—| |—| [DROL DO D10 30]

LD M0
DROL DO D10 30

S1 M0=ON D0,D1 =2#10110011100110001001110010101100 3013123244
S2 30 D10,D11 D10,D11
 =2#00101100111001100010011100101011 753280811 SM181=ON
 SM181 ROL

— — [DRCR (S1) (D) (S2)]										MC200 MC100 MC80 MC280					
										SM181					
DRCR S1 D S2										9					
S1	DWORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
D	DWORD			KnY	KnM	KnS	KnLM		D		C		V		R
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R

S1 1 0 Kn Kn 8
D
S2 2

MO
 |—| |—| [DRCR DO D10 11]

LD M0
DRCR DO
D10 11

S1 1 M0=ON D0,D1 =2#10110011100110001001110010101100 3013123244
 SM181=OFF 11 D10,D11 D10,D11
S2 =2#00101011000101100111001100010011 722891539 SM181=ON
 2 RCR

										MC200 MC100 MC80 MC280					
										SM181					
DRCL S1 D S2										9					
S1	DWORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
D	DWORD			KnY	KnM	KnS	KnLM		D		C		V		R
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R

S1 1 0 Kn Kn 8

D

S2 2

LD M0
DRCL D0 D10 25

S1 1M0=ON D0,D1 =2#10110011100110001001110010101100 3013123244

SM181 **S2** SM181=OFF 25 D10,D11 D10,D11

D =2#001011000101100111001100110010011100 1488165020 SM181=ON

2 RCL

										MC200 MC100 MC80 MC280					
SHR S1 D S2										7					
S1	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R
D	WORD			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R

S1 1

D

S2 2

LD M0
SHR D0 D10 5

S1 0 **S1** 4

S2 Kn Kn


M0=ON D0=2#0111101011011100 31452 5 D10
D10=2#0000001111010110 982

[SHL (S1) (D) (S2)]										MC200 MC100 MC80 MC280					
SHL S1 D S2										7					
S1	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R
D	WORD			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R

S1 1

D

S2 2


S1
S2 DS2 0 S1
Kn Kn 4

[DSHR (S1) (D) (S2)]										MC200 MC100 MC80 MC280					
DSHR S1 D S2										9					
S1	DWORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
D	DWORD			KnY	KnM	KnS	KnLM		D		C		V		R
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R

S1 1 S2 0 S1 Kn Kn 8

D


S2 2

S1
S2 D

DSHL (S1) (D) (S2)		MC200	MC100	MC80	MC280

[SFTL (S1) (D) (S2) (S3)										MC200 MC100 MC80 MC280			
SFTL S1 D S2 S3										9			
S1	BOOL		X	Y	M	S	LM	SM		C	T		
D	BOOL			Y	M	S	LM			C	T		
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V Z R
S3	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V Z R


S1 1
D
S2 2
S3 3



2 S2 S3

D
S2 S3
S3 S1
S3

2 X0=1 X1=0 X2=1 M10=0 M11=1 M12=1 M13=0 M14=0
M15=1 M16=0 M17=0 M18=0 M19=1
3 X0 X2 M10=1 M11=0 M12=1 M13=0 M14=1 M15=1
M16=0 M17=0 M18=1 M19=0

										MC200 MC280						
DFROM S1 S2 D S3										10						
S1	INT															
S2	INT															
D	DINT								D				V		R	
S3	INT															

BFM

S1

0 7

S1

BFM

S2

S3

D

S3

S2

BFM

DFROM

S3

0 32767

BFM

BFM

LD M0

DFROM 0 3 D200 1

M0 ON 0 3 BFM 1

D200,D201


S3


BFM



1 32767

BFM

M0




										MC200 MC280					
TO S1 S2 S3 S4										9					
S1	INT														
S2	INT														
S3	INT								D				V		R
S4	INT														




PLC 0 BFM #8 BFM #9

												MC200 MC280					
DTQ S1 S2 S3 S4												10					
S1	INT																
S2	INT																
S3	DINT								D				V		R		
S4	INT																




VRRD (S) (D)												MC200 MC100					
VRRD S D												5					
S	WORD																
D	WORD								D					V			



[REFF (S)]												MC200 MC100 MC80 MC280					
REFF S												3					
S	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		

S

- MC200 0 64ms 64
- 64
- MC100 0 8 16 32 64
- 8 0 16 8
- 32 16 64 32
- 64




X0 X17

REF(D)(S)												MC200 MC100 MC80 MC280			
REF D S												5			
D	BOOL		X	Y											
S	INT														

- D** X/Y 1 Xn Yn 8
- 8 X0 X10 X20 ě 2 8
- Y0 Y10 Y20 ě 0 3 FOR-NEXT CJ
- S** 8 16 256 8 4 REF

PLC



[EROMWR (S1) (S2)]												MC200 MC100 MC280					
EROMWR S1 S2												6					
S1	WORD								D							R	
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		

PR												MC200 MC280					
PR (S) (D)												5					
S	WORD								D		C	T		R			
D	BOOL			Y													


S

D Y

1 S S+7 8 1

2 SM71 SM71

D D+7 Y0




3 SM70 OFF 8



ON 1 16

H00 NUL


SM70 ON



1
2



- 1
 - 2
 - 3
- SM71 .

										MC200 MC100 MC280				
TRD D										3				
D	WORD								D				V	R


D


D


TRD

7

D



	SD100		2000 2099		D10	
	SD101		1 12		D11	
	SD102		1 31		D12	
	SD103		0 23		D13	
	SD104		0 59		D14	
	SD105		0 59		D15	
	SD106		0 6		D16	



[TADD (S1) (S2) (D)]												MC200 MC100 MC280					
												SM180			SM181		
TADD S1 S2 D												7					
S1	WORD								D	SD			V		R		
S2	WORD								D	SD			V		R		
D	WORD								D				V		R		

D12	59		D22	58		D32	57
-----	----	--	-----	----	--	-----	----


S1 1
S1 3

S2 2
S2 3

D

D 3

SM181 SM180



LD X10
MOV 23 D10
MOV 59 D11
MOV 59 D12
MOV 23 D20
MOV 58 D21
MOV 58 D22
LD M0
TADD D0 D20
D30
LD SM181
OUT Y10
LD SM180
OUT Y11

1 X10 ON D10 3 D20 3
2 M0 ON D10 3 D20 3
0 23 D30 3
0 59 3 SM181 ON SM180 OFF
0 59

S1			S2			D	
D10	23		D20	23		D30	23
D11	59		D21	58		D31	58


TSUB (S1) (S2) (D)												MC200 MC100 MC280					
												SM180				SM182	
TADD S1 S2 D												7					
S1	WORD								D	SD			V		R		
S2	WORD								D	SD			V		R		
D	WORD								D				V		R		

S1 1
S1 3

S1			S2			D	
D10	23		D20	23		D30	23
D11	59		D21	59		D31	59
D12	58		D22	59		D32	59

S2 2
S2 3

D
D 3
SM182 SM180



LD X10
MOV 23 D10
MOV 59 D11
MOV 58 D12
MOV 23 D20
MOV 59 D21
MOV 59 D22
LD M0
TSUB D10 D20 D30
LD SM182
OUT Y10
LD SM180
OUT Y11

1 X10 ON D10 3 D20 3
2 M0 ON D10 3 D20 3
D30 3
3 SM182 ON SM180 OFF

0 23
0 59
0 59

HOUR (S) (D1) (D2)											MC200 MC100 MC280					
HOUR S D1 D2											8					
S	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
D1	INT								D				V		R	
D2	BOOL			Y	M	S	LM									

Diagram illustrating the connection between a PLC and a motor (M0) through a relay (D1) and a timer (D2).

PLC Connections:

- Input: D1 (Normally Open) connected to M0.
- Output: D2 (Normally Open) connected to M0.

Motor (M0) Connections:

- Input: M0 (Normally Open) connected to D1.
- Output: M0 (Normally Open) connected to D2.

Timer (D2) Connections:

- Input: D2 (Normally Open) connected to M0.
- Output: D2 (Normally Open) connected to M0.

PLC Program:

```

LD M0
MOV 1000 D100
LD M1
MOV 1000 D200
LD M10
OUT Y0
  
```

Motor (M0) Program:

```

LD M0
MOV 1000 D100
LD M1
MOV 1000 D200
LD M10
OUT Y0
  
```

									MC200 MC100 MC280								
[	—	—	[	DCMP=	(S1)	(S2)	(D)	]									
[	—	—	[	DCMP<	(S1)	(S2)	(D)	]									
[	—	—	[	DCMP>	(S1)	(S2)	(D)	]									
[	—	—	[	DCMP<>	(S1)	(S2)	(D)	]									
[	—	—	[	DCMP>=	(S1)	(S2)	(D)	]									
[	—	—	[	DCMP<=	(S1)	(S2)	(D)	]									
									7								
DCMP				S1	S2	D											
DCMP				S1	S2	D											
DCMP				S1	S2	D											
DCMP				S1	S2	D											
DCMP				S1	S2	D											
S1	INT								D	SD			V		R		
S2	INT								D	SD			V		R		
D	BOOL			Y	M	S	LM				C	T					

S1

1

S1

3

3

S2

2

S2

3

3

D

D

ON

OFF

μ+∕p Á

S1 S2

BIN " E³

D

S1 S2

È

2004 9

31

2003

2

29

ÄÄ

SM0

[

MOV

2004

2004

D0

]

[

MOV

10

10

D1

]

[

MOV

25

25

D2

]

[

MOV

2004

2004

D10

]

[

MOV

10

10

D11

]

[

MOV

24

24

D12

]

X0

[

DCMP=

2004

2004

D0

D10

OFF

M0

]

[

DCMP<

2004

2004

D0

D10

OFF

M1

]

[

DCMP>

2004

2004

D0

D10

ON

M2

]

[

DCMP<>

2004

2004

D0

D10

ON

M3

]

[

DCMP>=

2004

2004

D0

D10

ON

M4

]

[

DCMP<=

2004

2004

D0

D10

OFF

M5

]

LD SM0

MOV 2004 D0

MOV 10 D1

MOV 25 D2

MOV 2004 D10

MOV 10 D11

MOV 24 D12

LD X0

DCMP= D0 D10 M0

DCMP< D0 D10 M1

DCMP> D0 D10 M2

DCMP<> D0 D10 M3

DCMP>= D0 D10 M4

										MC200 MC100 MC280				T€ H BH y\$							
TCMP= (S1) (S2) (D)																					
TCMP< (S1) (S2) (D)																					
TCMP> (S1) (S2) (D)																					
TCMP<> (S1) (S2) (D)																					
TCMP>= (S1) (S2) (D)																					
TCMP<= (S1) (S2) (D)																					
TCMP S1 S2 D																					
TCMP S1 S2 D																					
TCMP S1 S2 D																					
TCMP S1 S2 D																					
TCMP S1 S2 D																					
TCMP S1 S2 D																					
S1r	INT											D	SD								
S2r	INT	@	@.	@	@ f	@ .	@					D	SD			V	R				

										MC280
HTOS (S) (D)										5
S	WORD	KnX	KnY	KnM	KnS	T	C	D	SD	

HCNT (D) (S)											MC200 MC100 MC80 MC280					
HCNT D S											7					
D	DINT										C					
S	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R	

D

C236 C259

S

32

2147483648 2147483647

X10

SM236

X11

RST

X12

HCNT

OFF

0

-5

C236

C236

C236

C236

C236

C236

C236

C236

LD X10

OUT SM236

LD X11

RST C236

LD X12

HCNT C236 -5

S


HCNT

HCNT

SPD

IO

IO



- 1 X12 OFF ON C236 X0 C236
- 2 C236 X0 X12 OFF X0 C236
- 3 X11 ON RST C236 C236
- 4

		X0	X1	X2	X3	X4	X5	X6	X7	kHz		
										MC28 0	MC20 0	MC10 0
	C236	/								100	50	
	C237		/									
	C238			/								
	C239				/						10	
	C240					/						
	C241						/					
	C301							/			/	
	C302								/			
	C242	/										
	C243				/						10	
	C244	/										
	C245				/							
	C246									100	50	
	C247										10	
	C303										/	
	C248											
	C249										10	
	C250											
	C251	A	B							50	30	
	C304			A	B							
	C305					A	B				/	
	C306							A	B			
	C252	A	B									
	C253				A	B					5	
	C254	A	B									
	C255				A	B						
	C256 (X10)	A	B									
	C257 (X11)			A	B						/	
	C258 (X12)					A	B					
	C259 (X13)							A	B			
SPD										100	10	
										/	/	
/		0/10	1/11	2/12	3/13	4/14	5/15	6/16	7/17	/	/	

[DHSCS (S1) (S2) (D)]										MC200 MC100 MC80 MC280						
DHSCS S1 S2 D										10						
S1	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R	
S2	DINT										C					
D	BOOL			Y	M	S										

S1

32 DINT
2147483648 2147483647

S2

C236 C259

D

Y M

S

- 1 DHSCS
HCNT
HCNT
DHSCS
- 2 DHSCS

 DHSPi (S1) (S2) (S3)]									MC280							
DHSPi S1 S2 S3									10							
S1	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R	
S2	DINT									SD						
S3	WORD															

S1 32 DINT
2147483648 2147483647

S2 ,
SD200,SD320,SD340,SD350,SD360,SD370

S3 Ш 53,54,55,56,57,58.

[DHSCR (S1) (S2) (D)]										MC200 MC100 MC80 MC280					
DHSCR S1 S2 D										10					
S1	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
S2	DINT										C				
D	BOOL			Y	M	S					C				

2 DHSCR DMOV MOV

S1 DHSCR

32 DINT 3 DHSCR DHSCI DHSCS DHSZ DHSP MDHST

2147483648 2147483647 6 6

S2 C236 C259 4 PLC DHSCS

D Y M

S C

C S2

HCNT

OFF ON

DHSCR

S1 D

Y

Y

DHSCR

1 DHSCR

HCNT

HCNT

DHSCR

DHSZ (S1) (S2) (S3) (D)											MC200 MC100 MC80 MC280					
DHSZ S1 S2 S3 D											13					
S1	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R	
S2	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R	
S3	DINT										C					
D	BOOL			Y	M	S										

S1

1 32 DINT
2147483648
2147483647

S2

2 32 DINT
2147483648 14 £ ¢ ÷ ×
2147483647

S3

C236 C259

D

DHST (S1) (S2) (S3)												MC200 MC100 MC80 MC280				
DHST S1 S2 S3												10				
S1	DINT								D						R	
S2	INT															
S3	DINT										C					

S1

D

D

Y

D

S2

1 128

S3

C236 C259

1

HCNT

OFF ON

2

DHST

DHSP

DHST

DHSP

DHST

DHSP

3

4 PLC

DHSCI DHSCR DHSZ DHSP DHST

I/O

4

DHST

1

DHST

HCNT

HCNT

DHST

2

DHST

DMOV MOV

DHST

3 DHST DHSCI DHSCS DHSCR DHSP DHSZ

6

6


4

PLC

DHSCI DHSCR DHSZ DHSP DHST

I/O

D100=0	D101=100	D102=0	D103=1	1
D104=0	D105=200	D106=1	D107=0	2
D108=0	D109=300	D110=2	D111=1	3
D112=0	D113=300	D114=3	D115=1	4
				1



```


LD      SM1
DMOV    100 D100
MOV      0 D102
MOV      1 D103
DMOV    200 D104
MOV      1 D106
MOV      0 D107
DMOV    300 D108
MOV      2 D110
MOV      1 D111
DMOV    100 D112
MOV      3 D114
MOV      1 D115
LD      M0
HCNT    C244 1000
LD      M1
DHST    D100 4 C244
LD      M2
OUT     SM244
LD      C244
OUT     Y10

```

1					D100	D115						
2	M0	X6	ON	C244	X0	OFF	ON		IO		C244	999 1000
				C244				1001 1000	C244		C244	Y10 Y10
3	M1	ON	DHST							1	1	
		2										1
			SM185		SD184				SD182	SD183		
4	M2	ON	SM244	ON	C244			M2	OFF	SM244	OFF	C244
5	X6	OFF	C244									
6	M0	X6	ON		X2	ON	C244	0		C244		

— —[DHSP (S1) (S2) (S3)]										MC200 MC100 MC80 MC280			
DHSP S1 S2 S3										10			
S1	DINT								D				R
S2	INT												

D100=0	D101=100	D102=0	D103=1	1
D104=0	D105=200	D106=0	D107=2	2
D108=0	D109=300	D110=0	D111=3	3
D112=0	D113=300	D114=0	D115=4	4
				1



```

LD      SM1
DMOV    100 D100
MOV      0 D102
MOV      1 D103
DMOV    200 D104
MOV      0 D106
MOV      2 D107
DMOV    300 D108
MOV      0 D110
MOV      3 D111
DMOV    100 D112
MOV      0 D114
MOV      4 D115
LD      M0
HCNT     C244 1000
LD      M1
DHSP     D100 4 C244
LD      M2
OUT      SM244
LD      C244
OUT      Y10
LD      M3
PLSY     SD180 0 Y0

```

1 D100 D115

2 M0 X6 ON C244 X0 OFF ON IO C244 999 1000
C244 1001 1000 C244 C244 Y10 Y10

3 M1 ON DHSP 1 1
2 1

SM185 SD184 SD182 SD183
SD180 SD181
SD180 SD181 0


4 M2 ON SM244 ON C244 M2 OFF SM244 OFF C244

5 X6 OFF C244


6 M0 X6 ON X2 ON C244 0 C244

										MC200 MC100 MC80 MC280			
SPD (S1) (S2) (D)													
SPD S1 S2 D										7			
S1	BOOL		X										
S2	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V Z R
D	WORD								D				V R

S1 X0 X5
S2 ms S2>0
D 65535



X0 X5 ms




- 1 SPD HCNT 6.10 IO
2 SPD X0 X5
3 SPD 10kHz 10kHz
4 SPD

- 1 M0 ON X0 1000ms D10 D11
1000ms D12 1000ms
2 D10
3 X0 OFF ON 1000ms
D10

SMD	PLSY	10000	0	ON
M0	SPD	X0	1000	10000

LD SMD
PLSY 10000 0 Y0
LD M0
SPD X0 1000 D10



6 PLSY PWM PLSR

[PLSY (S1) (S2) (D)]										7 PWM PLSY PLSR MC200 MC100 MC80 MC280					
PLSY S1 S2 D										9					
S1	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	8 D	SD	C	DHSCS	DHSCR	DHSZ	DHSP
S2	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	DHST	HCNT	C	PLSY	V		R
D	BOOL			Y											

S1 Hz
MC100 MC200 1 100000 Hz MC280
1 200000 Hz S1 0 100000


S1
S2 PLS
0 2147483647

S2 0
S2
D MC100 MC200, Y0
Y1 MC280, Y0 Y1 Y2 Y3 Y4
Y5 Y6 Y7

PLC

1 PLC
2 PLC PLC

3 PLSY PWM PLSR




4 OFF PWM PLSY
PLSR

100mA

5

M1	[PLSY 1000 10000 OFF Y1]
	[PLSY 1000 10000 OFF Y0]

LD M1
PLSY 1000 10000 Y1
PLSR 1000 10000 Y0



1 M1 ON Y0 Y1 10000
1000Hz 10000
M0 OFF ON
M0 OFF OFF
2 50 ON 50 OFF

Y Y0
PORT0 Y1 PORT1

3 SM80 Y0 SM81 Y1
1

4 SM82 SM83 Y0 Y1
M0 OFF

5 SD50 Y0 PLSY PLSR

SD51 Y0 PLSY PLSR
SD52 Y1 PLSY PLSR
SD53 Y1 PLSY PLSR
SD54 Y0 Y1 PLSY
PLSR
SD55 Y0 Y1 PLSY PLSR

6 SD50 SD55 DMOV SD5
MOV SD5
7 PLSY
DHSP

 PLSR (S1) (S2) (S3) (D)										MC200 MC100 MC80 MC280					
PLSR S1 S2 S3 D										10					
S1	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R
S2	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
S3	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R
D1	BOOL			Y											




S1 Hz 10 20000 Hz
20000 20000
10 10

MC100 50ms
10
S1/10

S2 PLS 110
2147483647

D MC100 MC200,
Y0 Y1 MC280, Y0 Y1 Y2 Y3
Y4 Y5 Y6 Y7

S3 ms
S1 S3<100000 S3=100000/S1
PLSR
S1 S3>S2 909 S3=S2 909/S1
PLSR



1 10 20000Hz

2 PLC

Y1 PORT1

3

4 2 PLSR
PWM PLSY

5 PWM PLSY PLSR

6 DHSCS DHSCR DHSZ DHSP
DHST HCNT PLSR

M0	PLSR	10	110	1000	OFF Y1
	PLSR	10	110	1000	OFF Y0

LD M0
PLSR 10 110 1000 Y1
PLSR 10 110 1000 Y0

1 M0 ON Y0 Y1
110 M0 OFF
ON M0 OFF
OFF

2 M0 ON OFF
ON

3 SM80 Y0 SM81 Y1
SM80 SM81 1

4 SM82 SM83 Y0 Y1
M0 OFF SM82 SM83 OFF
SM82 SM83 ON

5 SD50 SD55

6 SD50 SD55 DMOV SD5
MOV

 [PLS (S1) (S2) (D1)]										MC200 MC100 MC280						
PLS S1 S2 D1										7						
S1	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
S2	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R	
D1	BOOL			Y												

S1 D
S2 0 255
D MC100 MC200,
Y0 Y1 MC280, Y0 Y1 Y2 Y3
Y4 Y5 Y6 Y7

1 PLS

2 0
3 SM80 SM81

4 PLS_SET n
D M

2 P F_N N
 F_{max} F_{min} T_{up}
 T_{down}

$$P \frac{(F_N - F_{N-1}) (F_N - F_{N-1}) T_{up}}{2000 (F_{max} - F_{min})}$$

$$P \frac{(F_N - F_{N-1}) (F_N - F_{N-1}) T_{down}}{2000 (F_{max} - F_{min})}$$

3 F_{min}

$$P \frac{(F_1 - F_{min}) (F_1 - F_{min}) (T_{up} - T_{down})}{2000 (F_{max} - F_{min})}$$

$$P \frac{(F_M - F_{M-1}) (F_M - F_{M-1}) (T_{up} - T_{down})}{2000 (F_{max} - F_{min})}$$

4 PLC

5

1 PTO PLS
PLS

6 PLSY,PLSR,PLS

										MC100 MC280						
PLSB (S1) (S2) (S3) (S4) (D)										12						
S1	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
S2	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
S3	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R	
S4	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
D1	BOOL			Y												

S1

0 20000Hz

S2

HZ
10 20000 (Hz)

S3


(PLS)
5-999999

S4

(mS)
0-10000

D

MC100 MC200, Y0 Y1 MC280,
Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7



1 10-20000Hz

M0	[	PLSB	100	10000	10000	1000	OFF	Y1	]
	[	PLSB	100	10000	10000	1000	OFF	Y0	]

2 LD M0
PLSR 100 10000 10000 1000 Y1
PLSR 100 10000 10000 1000 Y0
1 M0 ON Y0 Y1
10000 M0 OFF
ON M0 OFF
OFF
2
M0 ON OFF ON

3 60

4

5 ()

6 2 PLSB Y000 Y001
PWM PLSY
4 SM82 SM83 Y0 Y1
M0 OFF SM82 SM83 OFF
SM82 SM83 ON
5 SD50 SD55

7 PWM PLSY PLSB

8 DHSCS DHSCR DHSZ DHSP
DHST HCNT PLSB

9 Y0 Y1

6 SD50 SD55 DMOV SD5
MOV SD5

[illegible]

0 3276

S
S2 ms


1 32767

S

S2 **S1**


D		MC100 ã MC200,			
Y1	MC280,	Y4	Y5	Y6	Y7

1 3 0 03003201.Ê OF \$2.1€, ON \$€ ON



8

S3 1 BIT1=ON BIT2=ON BIT5=OFF PID
PID S3 19
PID



9 PID


	$\Delta MV = KP \left\{ (EV_n - EV_{n-1}) + \frac{T_s}{T_i} EV_n + D_n \right\}$ $EV_n = PV_{nf1} - SV$ $D_n = \frac{T_D}{T_s} \frac{\dot{U}_D}{\dot{U}_D} PV_{nf1} - PV_{nf2} - 2PV_{nf1} + \frac{\dot{U}_D}{T_s} \frac{T_D}{\dot{U}_D} D_{n-1}$ $MV_n = \mu MV$
	$\Delta MV = KP \left\{ (EV_n - EV_{n-1}) + \frac{T_s}{T_i} EV_n + D_n \right\}$ $EV_n = SV - PV_{nf1}$ $D_n = \frac{T_D}{T_s} \frac{\dot{U}_D}{\dot{U}_D} 2PV_{nf1} - PV_{nf1} - PV_{nf2} + \frac{\dot{U}_D}{T_s} \frac{T_D}{\dot{U}_D} D_{n-1}$ $MV_n = \mu MV$

EV _n		D _n	
EV _{n-1}	1	D _{n-1}	1
SV		KP	
PV _{nf}		T _s	
PV _{nf-1}	1	T _i	
PV _{nf-2}	2	T _D	
μMV		U _D	
MV			

// PID

```
LD      SM1          //
MOV     1000         D500 //
MOV     500          D510 //      Ts      1 32767 ms
//
MOV     7            D511 //
MOV     70           D512 //      0 99[ ] 0
MOV     100          D513 //      Kp      1 32767[ ]
MOV     25           D514 //      TI      0 32767 100ms 0
//
```

MOV	0		D515	//	KD	0	100[]	0	
MOV	63		D516	//	TD	0	32767	10ms	0
				//					
FMOV	0		D517	8 //	PID				
MOV	2000		D525	//			0	32767	
MOV	2000		D526	//			0	32767	
MOV	2000		D527	//			0	32767	
MOV	2000		D528	//			0	32767	
//PID									
LD	M0			//	PID				
FROM	0	5	D501	1 //					
PID		D500	D501	D510 D502	//PID		PID S1 S2 S3 D		
TO	0	8	D502	1 //	PID				
				//	PID				



1		D							
	0	LD SM0		MOV 0 D****					
2	PID		S3	20					
3		TS		1				1ms	
	1		TS					PID	
				PID					
4		PID							
							PID		
5							S3	15	S3
	18								
		PID							
6	S3	1	BIT2	BIT5		ON			
			BIT2	BIT5		OFF			
7	PID			S3	S3	6			
								PID	
8			1						
				PID					
9	PID								
								PID	
				PID					

X2=ON

A/D

D/A

PID

										MC200 MC100 MC80 MC280							
[RAMP (S1) (S2) (D1) (S3) (D2)]																	
RAMP		S1	S2		D1		S3	D2		12							
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		
D1	INT								D				V		R		
S3	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		
D2	BOOL			Y	M	S	LM				C	T					

S1

S2

D1

S3 0

D2 0

1




2

3 S1=S2 D1=S2 D2=ON

4 RAMP HACKLE TRIANGLE

100

5. RAMP HACKLE TRIANGLE



```
//
LD SM1
MOV 0 D0
MOV 2000 D1
//X0=ON
LD X0
RAMP D0 D1 D10 1000 M0
//X1=ON
LD X1
TO 0 6 D10 1
```

SM1	[	MOV	0	D0	]												
	[	MOV	2000	D1	]												
X0	[	RAMP	D0	D1	D10	1000	ON	M0	]								
X1	[	TO	0	6	D10	1			]								

1 X0=ON D10

D10=D0=0 2 2000/1000 D10=D1=2000

D10 M0=ON

D2 OFF

D1

D10=D0

2

[TRIANGLE (S1) (S2) (D1) (S3) (D2)]										MC200 MC100 MC80 MC280							
TRIANGLE S1 S2 D1 S3 D2										12							
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		
D1	INT								D				V		R		
S3	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		
D2	BOOL			Y	M	S	LM				C	T					

S1

S2

D1

S3

D2

1

2

3

4

5

S1=S2

D1=S2

D2=ON

=

S3

1

2

RAMP

HACKLE

TRIANGLE

100

D1

S2

D1

S1

D2

ON

D2

OFF

D2

OFF

D1

D1

S1

//

LD

SM1

MOV

0

D0

MOV

2000

D1

//X0=ON

LD

X0

TRIANGLE

D0

D1


D10

1000

M0

//X1=ON

DA



SM1	[	MOV	0	0	D0	]											
	[	MOV	2000	2000	D1	]											
X0	[	TRIANGLE	D0	2000	D1	1364	D10	1000	OFF	M0	]						
X1	[	TO	0	1	1364	D10	1				]						

1

2

X0=ON

D10

D10=D0=0

2000/1000

D10=D1=2000

D10

2

D10=D0=0

M0=ON

X0

ON

M0=OFF

D2

OFF

D1

D1

S1

ABSD										MC200 MC280					
ABSD (S1) (S2) (D) (S3)										9					
S1	INT		KnX	KnY	KnM	KnS			D		C	T		R	
S2	INT										C				
D	BOOL			Y	M	S									
S3	WORD														

S1

n 4

S2

D

S3

1 S3 64

1 S1 n (n 2)

S2 n D ON/OFF


2 / S1 S1 n 2

3 S1 S1 2n 1


S1	40	S1+1	140	D
S1+2	100	S1+3	200	D+1
S1+4	160	S1+5	60	D+2
S1+6	240	S1+7	280	D+3
ë	ë	ë	ë	ë
S1+2n	ë	S1+2n+1	ë	D+n-1

4 ON D n

D+1 140 200



0 360 ON/OFF(1 1)



M0 X1

1 S1 k 4

2 S2 S2 C0 C199

3

MO
[DABSD D100 C200 Y3 8]

 $k=8$

C200 C255

S3

$$1 \quad \mathbf{S1} \quad n \quad (\quad n \quad 4 \quad)$$

S2 n D ON/OFF


$$2 \quad / \quad [S_{1+1} \ S_1] \ [S_n]$$
$$2)+3 \quad \mathbf{S1+(n-2)+2}]$$
$$3 \quad [S1 \quad S1+1] \quad [S1 \quad S1+1]+4n+s$$

[S1+1 S1]	40	[S1+3 S1+2]	140	D
[S1+5 S1+4]	100	[S1+7 S1+6]	200	D+1
[S1+9 S1+8]	160	[S1+11 S1+10]	60	D+2

+

	[ALT]		MC200 MC280
	ALT D		11



4




```
LD SM1
MOV 3 D0
MOV 1 D1
MOV 0 D2
MOV 10 D3
MOV 5 D4
AND SM124
Modbus 1 D0 D100
1 Modbus D0
2 D100
3 Modbus CRC
SM136
SD139
4 SM114 SM124
MODBUS MODBUS
Modbus
```

0x01	
0x02	
0x03	
0x10	
0x11	
0x12	/
0x13	

|—| |—|





SM30 MODRW MODRW SM136 SD139
MODRW SM30 MODRW SD194 SM136 SD139 SD194
SM30 2 MODRW
SM30 SM135 MODRW
MODRW SM30 MODRW
MODRW
SM30 MODRW
SM30

2

MC100

MV600

MC100


T0


MV600

T0

SM135

SM136





M90 [MODLINK 1 D200 D46 M114 M156]												MC100 3.000		MC200 3.003		
Modlink S1 S2 S3 S4 S5												12				
S1	INT															
S2	INT	D														
S3	INT	D														
S4	BOOL			M	S					C	T					
S5	BOOL			M	S					C	T					

1

.

MODLINKMODBUS

MODLINKMODLINK -

MODLINK


MODLINKMODBUS

MODLINK



D6000

S2		
S2+1	M	0
S2+2		
S2+3		
S2+4		
S2+5		
S2+6		1
S2+7		
S2+8		
S2+9		
S2+10		
S2+11		
S2+12		
S2+13		
S2+14		
ë		
ë		



SM124

			D
01		1~2000	S5 15 /16
02		1 2000	S5 15 /16
03		1~125	S5
04		1~125	S5
05		0(fixed)	1
06		0(fixed)	1
15		1~1968	S5 15 /16
16		1~123	S5

MODLINK

MODBUS

0 N

S3

S3	0
S3+1	1
S3+2	2
ë	
ë	
S3+N	N


S3

Modbus

0x01	
0x02	
0x03	
0x10	
0x11	
0x12	/
0x13	

S4	0
S4+1	1
S4+2	2
ë	
ë	
S4+N	N

— —[XMT (S1) (S2) (S3)]				MC200 MC100 MC80 MC280			
XMT S1 S2 S3				7			
S1	INT						



----- ----- ----- ----- ----- ----- ----- ----- ----- -----										MC200 MC100 MC80 MC280			
----- ----- ----- ----- ----- ----- ----- ----- ----- -----													
RCV (S1) (D) (S2)										7			
RCV S1 D S2													
S1	INT												
D	WORD	D	V									R	
S2	INT		KnX	KnY	KnM	KnS	KnLM		D	C	T	V	Z R

S1 0 1
D f 7-Bdd %đ € 5 F 6 Ê
S2

2
SM1 SM1 f 7-Bdd %đ € 5 F 6 Ê

1 V D7999
V63
2 0 1

SM1	----- ----- ----- ----- ----- ----- ----- ----- ----- -----
	----- ----- ----- ----- ----- ----- ----- ----- ----- -----
SM123	----- ----- ----- ----- ----- ----- ----- ----- ----- -----
	----- ----- ----- ----- ----- ----- ----- ----- ----- -----

LD SM1
RCV 1 D20 5
LD SM123
INC D100
1 RCV
SM1

[CCITT (S1) (S2) (D)]										MC200 MC100 MC80 MC280			
CCITT S1 S2 D										7			
S1	WORD								D			V	R
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	Z R
D	WORD								D			V	R

S1

S2

D

1

2

1

CCITT

CCITT

X^12 X^5 1

S1

S2

D

0

X^16

LD SM1

MOV 16#00 D0

MOV 16#11 D1

MOV 16#22 D2

MOV 16#33 D3

MOV 16#44 D4

MOV 16#55 D5

MOV 16#66 D6

MOV 16#77 D7

LD X0

MOV 0 D100

CCITT D0 8 D100

SM1

X0

MOV 16#0 D0

MOV 16#11 D1

MOV 16#22 D2

MOV 16#33 D3

MOV 16#44 D4

MOV 16#55 D5

MOV 16#66 D6

MOV 16#77 D7

MOV 0 D100

CCITT D0 8 D100

X0=ON

D0

8

CCITT

D100

----- ----- CRC16 (S1) (S2) (D)												MC200 MC100 MC80 MC280					
CRC16 S1 S2 D												7					
S1	WORD								D				V		R		
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		
D	WORD								D				V		R		

S1

S2 **S2** 0

D

1 **S1** **S2**

CRC16 **D**

2 CRC16 X^16 X^15


X^2 1

1 **D**

2 Modbus CRC

D 16#FFFF

8 8



[LRC (S1) (S2) (D)]											MC200 MC100 MC80 MC280					
LRC S1 S2 D											7					
S1	WORD								D				V		R	
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
D	WORD								D				V		R	

S1

S2

D

LRC

1

2

S2 0

S1 S2 D

D

D

SM1

[MOV 16#0 D0]

[MOV 16#11 D1]

[MOV 16#22 D2]

[MOV 16#33 D3]

[MOV 16#44 D4]

[MOV 16#55 D5]

[MOV 16#66 D6]

[MOV 16#77 D7]

[MOV 0 D100]

[LRC D0 8 D100]

LD SM1

MOV 16#00 D0

MOV 16#11 D1

MOV 16#22 D2

MOV 16#33 D3

MOV 16#44 D4

MOV 16#55 D5

MOV 16#66 D6

MOV 16#77 D7

LD M0

MOV 0 D100

LRC D0 8 D100

X0=ON

D0 8

LRC

D100

[ZRST (D) (S)]											MC200 MC100 MC80 MC280					
ZRST D S											5					
D	BOOL			Y	M	S	LM				C	T				
S	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	

D

S

1

2

C

T

C

T

D

S

SM0

[ZRST OFF M10 10]

LD SM0

ZRST M10 10


SM0=ON

M10

M10 M11

M12 M19

10

										MC200 MC100 MC80 MC280					
ZSET D S										5					
D	BOOL			Y	M	S	LM				C	T			✓
S	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R

D

S




LD SM0
ZSET M10 10

D

S

1

										MC200 MC100 MC80 MC280					
DMCO S D										5					
S	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R
D	INT			KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R

S

D


0 15

15 0

D

S

1 0



LD SM0
DMCO 2 D9

[ENCO (S) (D)]										MC200 MC100 MC80 MC280					
ENCO S D										5					
S	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R
D	INT			KnY	KnM	KnS	KnLM		D	SD	C	T	V	Z	R

										MC280						
BON S1 D S2										7						
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V			
D	BOOL		Y	M	S											
S2	INT								D				V		R	

S

D

BON

S1

D0

5

(ON)

D (Y0)

LD

M1

BON D0 Y0 5

BLD (S1) (S2)												MC200 MC100 MC80 MC280					
BLD S1 S2												5					
S1	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		

S1

S2

0

S2

15

D0

1000

2#0000001111101000

BIT5

ON

BLD

D0 5

OUT Y0

												MC200 MC100 MC80 MC280					
BLDI (S1) (S2)																	
BLDI S1 S2												5					
S1	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		

S1

S2

0

S2

15

BLDI

D0

5

Y0

LD X0
BAND D0 5
OUT Y0

D0

1000

2#0000001111101000

BIT5

ON

OFF

Y0

S1

S2

BLD (S1) (S2) BAND BLD												MC200 MC100 MC80 MC280					
BAND S1 S2												5					
S1	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		

S1

S2

0

S2

15

BLDI

D0

5

Y0

LD X0
BAND D0 5
OUT Y0

1000

2#0000001111101000

BIT5

ON

Y0

X0=ON

S1

S2

BLDI (S1) (S2) BANI											MC200 MC100 MC80 MC280					
BLDI																
BANI S1 S2											5					
S1	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	

S1

S2 0 S2 15




D0 1000 2#0000001111101000 BIT5 ON
X0=ON Y0

LD X0
BANI D0 5
OUT Y0


S1

S2

												MC200 MC100 MC80 MC280					
BLD																	
BOR																	
BOR S1 S2												5					
S1	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		

S1

S2 0 S2 15




D0 1000 2#0000001111101000 BIT5 ON
X0=ON Y0

LD X0
BOR D0 5
OUT Y0

S1

S2

												MC200 MC100 MC80 MC280					
BORI S1 S2												5					
S1	WORD		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		


S1

S2

0

S2

15



LD X0

BORI D0 5

OUT Y0

D0 1000 2#0000001111101000 BIT5

ON


OFF

S1

S2


X0=ON

Y0

														MC200 MC100 MC80 MC280			
BOUT D S														5			
D	WORD			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R		
S	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R		

[BSET (D) (S)]										MC200 MC100 MC80 MC280					
BSET D S										5					
D	WORD			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R
S	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R

D
S2 0 **S2** 15



LD X0
 BSET D0 8

D0 1000 2#0000001111101000 BIT15
 D0=33768 2#1000001111101000

D **S**

[BRST (D) (S)]										MC200 MC100 MC80 MC280					
BRST D S										5					
D	WORD			KnY	KnM	KnS	KnLM		D		C	T	V	Z	R
S	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R

D
S2 0 **S2** 15



LD X0
 BRST D0 8

D0 1000 2#0000001111101000 BIT8
 D0=744 2#0000001011101000

D **S**

										MC200 MC100 MC80 MC280																
	=	(S1)	(S2)																							
	<	(S1)	(S2)																							
	>	(S1)	(S2)																							
	<>	(S1)	(S2)																							
	>=	(S1)	(S2)																							
	<=	(S1)	(S2)																							
LD S1 S2 LD S1 S2 LD S1 S2 LD S1 S2 LD S1 S2 LD S1 S2																				5						
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R											
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R											

S11

S22

S1 S2BIN

	=	1000 D0	-2000 D1		Y0
	<	1000 D0	-2000 D1		Y1
	>	1000 D0	-2000 D1		Y2
	<>	1000 D0	-2000 D1		Y3
	>=	1000 D0	-2000 D1		Y4
	<=	1000 D0	-2000 D1		Y5

D0 D1BIN

LD= D0 D1

OUT Y0

LD< D0 D1

OUT Y1

LD> D0 D1

OUT 2

LD<> D0 D1

OUT Y3

LD>= D0 D1


OUT Y4

LD<= D0 D1

OUT Y5

						MC200	MC100	MC80	MC280
		=	(S1)	(S2)					
		>	(S1)	(S2)					
		>=	(S1)	(S2)					
		<=	(S1)	(S2)					
AND	S1	S2							
AND	S1	S2							
AND	S1	S2							
AND	S1	S2							
AND	S1	S2							
AND	S1	S2							
S1	INT	KnX	KnK	KnK	KnS				

5


**MC200 MC100 MC80 MC280**

										MC200 MC100 MC80 MC280						
		D=	(S1)	(S2)		)										
		D<	(S1)	(S2)		)										
		D>	(S1)	(S2)		)										
		D<>	(S1)	(S2)		)										
		D>=	(S1)	(S2)		)										
		D<=	(S1)	(S2)		)										
ANDD S1 S2							7									
ANDD	S1	S2														
ANDD	S1	S2														
ANDD	S1	S2														
ANDD	S1	S2														
ANDD	S1	S2														
S1	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R	
S2	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R	

S11

S22

S1S2



LDX0

LDD=D0D2

OUTY0

LDX1

LDD<D0D2

OUTY1

LDX2

LDD<>D0D2

OUTY2

LDX3

LDD<>D0D2

OUTY3

LDX4

LDD>=D0D2

OUTY4

LDX5

LDD<=D0D2

OUTY5

D0,D1D2,D3

Step	Condition	Action
1	X0	LD X0 ORD= D0 D2 OUT Y0
2	X1	LD X1 ORD< D0 D2 OUT Y1
3	X2	LD X2 ORD<> D0 D2 OUT Y2
4	X3	LD X3 ORD>= D0 D2 OUT Y3
5	X4	LD X4 ORD>= D0 D2 OUT Y4
6	X5	LD X5 ORD<= D0 D2 OUT Y5

	R=	(S1)	(S2)	┌─┐)		MC200	MC100	MC280
	R<	(S1)	(S2)	┌─┐)				
	R>	(S1)	(S2)	┌─┐)				
	R<>	(S1)	(S2)	┌─┐)				
	R>=	(S1)	(S2)	┌─┐)				
	R<=	(S1)	(S2)	┌─┐)				


										MC200 MC100 MC280									
		R=	(S1)	(S2)															
		R<	(S1)	(S2)															
		R>	(S1)	(S2)															
		R<>	(S1)	(S2)															
		R>=	(S1)	(S2)															
		R<=	(S1)	(S2)															
										7									
ANDR										S1 S2									
ANDR										S1 S2									
ANDR										S1 S2									
ANDR										S1 S2									
ANDR										S1 S2									
ANDR										S1 S2									
S1	REAL								D				V		R				
S2	REAL								D				V		R				

S1

S2

1

2



D0,D1

D2,D3

LD X0

ANDR= D0 D2

OUT Y0

LD X1

ANDR< D0 D2

OUT Y1

LD X2

ANDR<> D0 D2

OUT Y2

LD X3

ANDR<> Y3

LD X4

ANDR>= D0 D2

OUT Y4

LD X5

ANDR<= D0 D2

OUT Y5

										MC200 MC100 MC280									
R= (S1) (S2) R< (S1) (S2) R> (S1) (S2) R<> (S1) (S2) R>= (S1) (S2) R<= (S1) (S2)																			
ORR S1 S2 ORR S1 S2 ORR S1 S2 ORR S1 S2 ORR S1 S2 ORR S1 S2										7									
S1	REAL								D				V		R				
S2	REAL								D				V		R				

S1


1

S2

2

S1

S2



LD

X0

ORR=

D0 D2

OUT

Y0

LD

X1

ORR<

D0 D2

OUT

Y1

LD

X2

ORR>

D0 D2

OUT

Y2

LD

X3

ORR<>

D0 D2

OUT

Y3

LD

X4

ORR>=

D0 D2

OUT

Y4

LD

X5

ORR<=

D0 D2

OUT

Y5

 [CMP]									MC200 MC280							
CMP S1 S2 D									7							
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	Z	R	
D	BOOL			Y	M	S										

S1

S2

D

D

D+1

D+2

S1

S2

ON



 []									MC200 MC280							
LCMP S1 S2 D									9							
S1	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V	Z	R	
S2	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V	Z	R	
D	BOOL			Y	M	S										

S1

S2

D

D

D+1

D+2

S1

S2

ON



S1 S2

#&i!G• 6đ™€ !gV\$#&i&HG• 2P

			MC200 MC280			
					R	
					R	

									MC280					
[BKSUB (S1) (S2) (D) (S3)]														
BKSUB (S1) (S2) (D) (S3)									9					
S1	INT								D	SD	C	T	V	R
S2	INT								D	SD	C	T	V	R
D	INT								D	SD	C	T	V	R
S3	INT								D				V	R

S1

S2

D

S3:

M1	[	BKSUB	1	30	-29	5	]
			D10	D100	D1000		

1

2

M1=ON D10 5 D100
5
D1000 5 D1000=D10-D100
D1001=D11-D101 D1004=D14-D104

[BKCMP= (S1) (S2) (D) (S3)] [BKCMP< (S1) (S2) (D) (S3)] [BKCMP> (S1) (S2) (D) (S3)] [BKCMP<= (S1) (S2) (D) (S3)] [BKCMP>= (S1) (S2) (D) (S3)] [BKCMP= (S1) (S2) (D) (S3)]										MC280					
BKCMP=,>,<,<=,>= (S1) (S2) (D) (S3)										9					
S1	INT								D	SD	C	T	V	R	
S2	INT								D	SD	C	T	V	R	
D	BOOL		Y	M	S	LM	SM								
S3	INT								D				V	R	

S1


S2

D


S3:

1


2 S1 16 ,S1
S1 S2 s3 16
D S3
3 D S3 ON
SM188



LD M1
BKCMP= D10 D100 Y0 4
LD SM188
SET Y10
M1=ON D10 4 D100
4 Y0
4 ON Y10
ON


									MC280						
LIMIT (S1) (S2) (S3) (D)															
LIMIT (S1) (S2) (S3) (D)									9						
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	R	
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	R	
S3	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	R	
D	INT			KnY	KnM	KnS	KnLM		D	SD	C	T	V	R	

S1
S2
S3
D:



M1	LIMIT				
	10	100	30	30	
	D0	D10	D100	D1000	

S1
S2
S3
D:





M1	DBAND	-100	100	30	0
		D0	D10	D100	D1000

$$S3 < S1 \quad D = S3 - S1$$

$$S3 > S2, D = S3 - S2; \quad S1 \leq S3 \leq S2, D = 0.$$


S1
S2
S3
D:





										MC280						
SCL (S1) (S2) (D)																
										7						
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	R		
S2	INT								D				V	R		
D	INT			KnY	KnM	KnS	KnLM		D	SD	C	T	V	R		


S1



S2

D:


M1=ON D10
D1000



1	X	D101	10
	Y	D102	0
2	X	D103	20
	Y	D104	20
3	X	D105	30
	y	D106	60
4	X	D107	50
	y	D108	40
5	X	D109	60
	y	D110	0

1	X	S2+1
	Y	S2+2
2	X	S2+3
	Y	S2+4
ë	ë	ë
n ()	X	S2+2n-1
	y	S2+2n

1 X



2 S1

									MC280						
SER (S1) (S2) (D) (S3)]															
SER (S1) (S2) (S3) (D)									9						
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	R	
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	R	
D	INT			KnY	KnM	KnS	KnLM		D	SD	C	T	V	R	
S3	INT								D				V	R	

S1

S2


1. S1 S3 S2

D

S3:

1 S3

256



[STRADD (S1) (D) (S2)]									MC280						
STRADD (S1) S2 D									7						
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	R	
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	R	
D	INT			KnY	KnM	KnS	KnLM		D	SD	C	T	V	R	

S1
S2
D:

F Ñ Õ

1 F S1 ÅS2
b ... s È3+ G „D@,€
2

		MC280
STRLEN S D		5

										MC280					
STRRIGHT S1 D S2										7					
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	R	
D	INT			KnY	KnM	KnS	KnLM		D	SD	C	T	V	R	
S2	INT								D				V	R	

S1 1 S1 00H
D
S2 2 S2 0
3 S2 S1

1 S1 00H

S2 D

2 S2 D 00H

3 00H

4 0000H

00H

M1

[STRRIGHT D10 D100 3]

12849 13363

M1=ON D10 3

D100

B15---b8 b7---b0	
D10	0x32 0x31
D11	0x34 0x33
D12	0x36 0x35
D13	0x00 0x00

➔

B15---b8 b7---b0	
D100	0x35 0x34
D101	0x00 0x36

										MC280						
STRLEFT S1 D S2										7						
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	R		
D	INT			KnY	KnM	KnS	KnLM		D	SD	C	T	V	R		
S2	INT								D				V	R		


S1

D

S2

1

ÖZ3KGS

									MC280						
STRMIDR S1 D S2									7						
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	R	
D	INT			KnY	KnM	KnS	KnLM		D	SD	C	T	V	R	

									MC280						
[STRMIDW (S1) (D) (S2)]															
STRMIDW S1 D S2									7						
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	R	
D	INT			KnY	KnM	KnS	KnLM		D	SD	C	T	V	R	
S2	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	R	

S1

D

S2

S2+1

1

2

3

4

5

S2

n

-2

S2

1

D

S1,D

S1

n

D

S2

00H

1

2

3

4

S1

n

D

S2

00H

2

00H

3 n 0

4 n -1 S1

D



M1=ON


D10

D100

D1 D1=3

D0

D0=2



[STRINSTR (S1) (S2) (D) (S3)]											MC280					
STRINSTR S1 S2 D S3											9					
S1	INT								D	SD	C	T	V	R		
S2	INT								D	SD	C	T	V	R		
D	INT								D	SD	C	T	V	R		
S3	INT								D				V	R		


2 S3 S2
3 S1 32 ,

S1
S2
D
S3:
4 S1 00H S2
00H S2
00H

1 S1 S2 S3
S1
D
2 D 0
3 S3 0
4 00H




1 S1 S2
00H



									MC280						
[STRMOV (S) (D)]															
STRMOV (S) (D)									5						
S	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T	V	R	
D	INT			KnY	KnM	KnS	KnLM		D	SD	C	T	V	R	

S
D:



1 S
D

00H

;

M1=ON D10 D100

2

00H

1 S
00H

2 S
D

00H

3 S1 32 ,


B15--b8 b7--b0

D10	0x32	0x31
D11	0x34	0x33
D12	0x36	0x35
D13	0x00	0x00

➡

B15--b8 b7--b0

D100	0x32	0x31
D101	0x34	0x33
D102	0x36	0x35
D103	0x00	0x00

												MC200 MC100 MC280					
ZRN S1 S2 S3 D												11					
S1	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R		
S2	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R		
S3	BOOL		X	Y	M	S											
D1	BOOL			Y													

F_{min_acc}

S1

32 MC100 MC200 10 100000 Hz 4

MC280 10 200000 Hz

S2 DOG ON

S3 X

X

PLC

D MC100 MC200,

Y0 Y1 MC280, Y0 Y1 5

Y2 Y3 Y4 Y5 Y6 Y7

SM85 Y0

Y1 Y2 Y3 SM85

Y2 Y3

4 MC200 MC280 SD MC100 6

,

5 ZRN

7

2

$F_{min_acc} \sqrt{\frac{F_{max} \cdot 500}{T}}$

F_{max} SD85 SD86

T SD87

										MC200 MC100 MC80 MC280					
DRVI S1 S2 D1 D2										11					
S1	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
S2	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
D1	BOOL			Y											
D2	BOOL			Y	M	S									

S1

32 999999 999999

S2 Hz

32 MC100 MC200 10 100000 Hz MC280
10 200000 Hz

D1 MC100 MC200,
Y0 Y1 MC280, Y0 Y1 Y2
Y3 Y4 Y5 Y6 Y7

D2 S1

- S1 D2 ON
- S1 D2 OFF

1 S1

- Y0 SD80 SD81 32
- Y1 SD82 SD83 32

2 5

3 S1

4

5 OFF

6 SM 6

6 OFF
SM80,SM81 ON

7. SM440 SM441 SM443 Y0/Y1 Y2/Y3
Y6/Y7 AB ON AB OFF
OFF

$$F_{\min_acc} = \sqrt{\frac{F_{\max}}{T} \cdot 500}$$

SD85 SD86
SD87

F_{min_acc}

MC200 MC280 SD MC100 ,

 DRVA (S1) (S2) (D1) (D2)										MC200 MC100 MC280					
DRVA S1 S2 D1 D2										11					
S1	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
S2	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		R
D1	BOOL			Y											
D2	BOOL			Y	M	S									

S1

32 999999 999999

S2

Hz
32 MC100 MC200 10 100000 Hz MC280
10 200000 Hz

D1

MC100 MC200,
Y0 Y1 MC280, Y0 Y1 Y2
Y3 Y4 Y5 Y6 Y7
PLC

D2

D2 ON D2 OFF

$$F_{min_acc} \sqrt{\frac{F_{max}}{T} \cdot 500}$$
$$F_{max}$$
$$T$$

SD85 SD86
SD87

$$F_{min_acc}$$

1

S1

- Y0 SD80 SD81 32
- Y1 SD82 SD83 32

2

3

S1

4

5

5

OFF

SM

6

OFF

SM80 SM81 ON

6

7. SM440 SM441 SM443 Y0/Y1 Y2/Y3
Y6/Y7 AB ON AB OFF
OFF

7

MC200 MC280 SD MC100 ,

[ABS(S)(D1)(D2)]												MC200 MC100 MC280					
ABS S D1 D2												8					
S	BOOL	X	Y	M	S												
D1	BOOL		Y	M	S												
D2	DINT		KnY	KnM	KnS					D	SD	C			R		

- S

5 ABS

ON

ABS

S,S 1,S 2 3 X

6

ABS
- D1

32 6

7 ABS bit0 bit1 2

8 79

D1 D1 1 D1 2 3 Y
- D2

32

80

D2 D2 1 2

ABS

SD80 SD82 32

SD80 SD82
- 1 PLC

PLC
- 2 ABS

D2



SD80

SD82
- 3 ABS

ABS

ABS

ON OFF
- 4 SM82 SM83 Y0 Y1
5. MC200 MC280 SD MC100 ,



ABS

MR J2 MR J2S

ABS

32

ABS

ABS

 [DSZR]		MC200 MC280	
DSZR (S1) (S2) (D1) (D2)		9	

S1	BOOL		X	Y	M	S									
S2	BOOL		X												
D1	BOOL			Y											
D2	BOOL			Y	M	S									

S1


DOG

S2

D1

D2

Y0 Y1 MC280, X0 X7
Y2 Y3 Y4 Y5 Y6 Y7 MC100 MC200,
Y0 Y1





S0	[	DMOV	100000	100000	SD202	]
	[	MOV	100	100	SD204	]
	[	MOV	5000	5000	SD205	]
	[	MOV	2000	2000	SD207	]
	[	MOV	8000	8000	SD208	]

DOG

M8	[	DSZR	OFF	OFF	OFF	OFF	]
			M100	X0	Y0	Y4	

[STOPDV]										MC280					
STOPDV S1 S2 S3 D										12					
S1	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		
S2	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		
S3	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		
D	BOOL			Y											







INT_1

程序名称: 作者:

中断事件: ...

程序说明:

确定 取消



STOPDV
Y0
Y0

LIN										MC280					
LIN S D1 D2 D3 D4										12					
S	DINT								D						
D1	BOOL			Y											
D2	BOOL			Y											
D3	BOOL			Y											
D4	BOOL			Y											


D											
		10									
S+1											
	00		ON/ OFF								
	01		+								
		10									


S
D1
D2
D3
D4

1
2

D	
S	

1
Y0 Y2 Y1 Y3 Y0 Y2
D1 D3 Y4,Y5,Y6,Y7 2
2 Y0 Y2 +
+ 100k Y4 Y5
Y6 Y7 +
20k
3 16,777,215
4



								MC280							
CW															
CW								12							
S	DINT								D						
D1	BOOL			Y											
D2	BOOL			Y											
D3	BOOL			Y											
D4	BOOL			Y											

S

D1

D2

D3


1

D4

1

2

D			
S			
	0		
	1		
S+1	10		
	00		ON/ OFF
	01		+
	10		ON/ OFF
	11		+
S+2			
S+3			
S+4			
S+5			
S+6			
S+7			
S+8	X		
S+9	X		
S+10	Y		
S+11	Y		
S+12	X	/	X
S+13	X	/	X
S+14	Y	/	



CCW									MC280							
CCW S D1 D2 D3 D4									12							
S	DINT								D							
D1	BOOL			Y												
D2	BOOL			Y												
D3	BOOL			Y												
D4	BOOL			Y												

D4

2


D		
S		
	0	
	1	

D			
S+1	10		
	00		ON/ OFF
	01		+
	10		ON/ OFF
	11		+
S+2			
S+3			
S+4			
S+5			
S+6			
S+7			
S+8	X		
S+9	X		
S+10	Y		
S+11	Y		
S+12	X	/	X
S+13	X	/	X
S+14	Y	/	Y
S+15	Y	/	Y

X	Y
1	1
1	2
1	3
1	4
1	5
1	6
1	7
1	8
1	9
1	10
1	11
1	12
1	13
1	14
1	15
1	16
1	17
1	18
1	19
1	20
1	21
1	22
1	23
1	24
1	25
1	26
1	27
1	28
1	29
1	30
1	31
1	32
1	33
1	34
1	35
1	36
1	37
1	38
1	39
1	40
1	41
1	42
1	43
1	44
1	45
1	46
1	47
1	48
1	49
1	50
1	51
1	52
1	53
1	54
1	55
1	56
1	57
1	58
1	59
1	60
1	61
1	62
1	63
1	64
1	65
1	66
1	67
1	68
1	69
1	70
1	71
1	72
1	73
1	74
1	75
1	76
1	77
1	78
1	79
1	80
1	81
1	82
1	83
1	84
1	85
1	86
1	87
1	88
1	89
1	90
1	91
1	92
1	93
1	94
1	95
1	96
1	97
1	98
1	99
1	100
2	1
2	2
2	3
2	4
2	5
2	6
2	7
2	8
2	9
2	10
2	11
2	12
2	13
2	14
2	15
2	16
2	17
2	18
2	19
2	20
2	21
2	22
2	23
2	24
2	25
2	26
2	27
2	28
2	29
2	30
2	31
2	32
2	33
2	34
2	35
2	36
2	37
2	38
2	39
2	40
2	41
2	42
2	43
2	44
2	45
2	46
2	47
2	48
2	49
2	50
2	51
2	52
2	53
2	54
2	55
2	56
2	57
2	58
2	59
2	60
2	61
2	62
2	63
2	64
2	65
2	66
2	67
2	68
2	69
2	70
2	71
2	72
2	73
2	74
2	75
2	76
2	77
2	78
2	79
2	80
2	81
2	82
2	83
2	84
2	85
2</	

X Y

1
SD 6000 1000
D1 D3
Y0 Y2 Y1 Y3 Y0 Y2
D1 D3 Y4,Y5,Y6,Y7 2
2 Y0 Y2 +
+ 100k Y4 Y5
Y6 Y7 +
20k
3 16,777,215
4
5



SM1	[	DMOV	0	0	D100	]				
							配置码			
		[	DMOV	1000	1000	D104	]			
		[	DMOV	-4000	-4000	D108	]			
							X轴移动距离			
		[	DMOV	4000	4000	D110	]			
							Y轴移动距离			
		[	DMOV	0	0	D112	]			
							圆心X轴相对位置			
		[	DMOV	4000	4000	D114	]			
							圆心Y轴相对位置			
M0	[	CCW	0	0	D100	OFF	OFF	OFF	OFF	]
						Y0	Y1	Y2	Y3	
						配置码	X轴脉冲	X轴方向	Y轴脉冲	Y轴方向

 [MODELINK										MC280					
MOVE LINK		S1	S2	S3	S4	S5	S6			17					
S1	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		
S2	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		
S3	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		
S4	DINT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C		V		
S5	BOOL			Y											
S6	BOOL			Y		C									

[GEARBOX]					MC280
GEARBOX D1 S1 D2 S2					9

[DRVC (S1) (D1) (S2) (D2)]										MC280					
DRVC (S1) (D1) (S2) (D2)										9					
S1	BOOL										C				
D1	DINT								D						
S2	BOOL			Y											
D2	DINT								D						

t = SD205*(f-sd204)/(SD202-SD204)

S1

2. s (t/1000) *(f+SD204)

D1

3. Y0 SM80

(D1+2 Y SM

(D1+4

4.

5.

S2

6. Y0 SM82 ON

D2

OFF

7. Y0~Y7

1. Y

X

2. Drvi

1. SD205 SD205 SD202(32

) SD204 16 f

SM1	[	DMOV	100000	100000	D0	]		
	[	DMOV	100000	100000	D2	]		
	[	DMOV	150000	141072	D4	]		
SMD	[	HCNT	0	100000	D0	]		
M10	[	DRVC	OFF	100000	D0	OFF	OFF	Y4
			C236			Y0		

MC

——[CAMBOX (S1) (D1) (D2) (D3) (D4)]										MC280					
CAMBOX (S1) (D1) (D2) (D3) (D4)										9					
S1	INT			Y					D	SD	C		V		
D1	BOOL	X	Y								C				
D2	BOOL		Y												
D3	BOOL		Y	M											
D4	BOOL		X												

S1	CAMTABLE		1			
D1	X0~X7	Y0~Y7	2	C	hcnt	
	C236~C307					
D2	Y0~Y7					
D3	Y0~Y7					
D4	X0~X7					

M1

↑

[CAMTABLE R10

D12

D14

D16

D18

]

M3

[CAMBOX D0

X0

Y2


Y3

X10

]

1.

Table0


									MC280						
MEAN (S1) (D) (S2)									7						
S1	INT		KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T		R	
D	INT			KnY	KnM	KnS	KnLM		D	SD	C			R	
S2	INT								D					R	

S1 1
S2 2
D

1



LD M1
 MEAN D0 D10 4
 M1=ON D0 4 ,
 D10 D0=32 D1=10 D2=15 D3=-14
 D10=10

									MC280						
WTOB (S1) (D) (S2)									7						
S1	INT								D	SD	C	T		R	
S2	INT								D	SD	C	T		R	
D	INT								D					R	

S1 1
S2 2
D

1

00H
00H
00H
00H


S1	1
S2	2
D	

Diagram illustrating the mapping from source register **S** to destination register **D**. Source register **S** (b15 to b0) contains values 1, 2, 3, ..., n. Destination register **D** (b15 to b0) contains values 1, 2, 3, ..., n. The mapping shows that the value in **S** is shifted right by 1 bit to be stored in **D**. For example, the value 1 in **S** is shifted to the position of 2 in **D**, and the value n in **S** is shifted to the position of n-1 in **D**.

The diagram illustrates the conversion of a 5-byte source string 'S' to a 3-byte destination string 'D' using a 32-bit register. The source string 'S' contains the bytes ABH, CDH, EFH, ABH, and CDH. The destination string 'D' contains the bytes 12H, 34H, 56H, 78H, and 9AH. The conversion process involves reading the source string in 5-byte increments and writing the destination string in 3-byte increments, with the register value increasing by 3 for each write operation.

Address	Source String (S)	Destination String (D)
+0	ABH CDH EFH	12H 34H
+1	CDH EFH ABH	56H 78H
+2	EFH ABH CDH	9AH

4



$\vdash \vdash [\text{UNI} \quad (S1) \quad (D) \quad (S2)]$

DIS (S1) (D) (S2)									MC280						
DIS (S1) (D) (S2)									7						
S1	INT								D	SD	C	T		R	
	INT								D	SD	C	T		R	
	INT								D					R	

<i>(I)</i> <i>(S2)</i> <i>(D)</i>]		MC280
		7

4

									MC280							
[RND (D)]																
D									3							
	KnX	KnY	KnM	KnS	KnLM	KnSM	D	SD	C	T		Z	R			



LD X0


RND D0

M1=ON

D0 D0=26406

[DUTY (S1) (S2) (D)]		MC280	
S1 S2 D		7	



7.1				255
7.1.1				255
7.1.2	MC	PLC		255
7.1.3				

		S
		S ON
		S OFF
		
		
		
		
	LAD1*	

LADO  S0*  LADO  S0* 	LADO  S0* 

LADO  S0*  LADO  S0* 	LADO  S0* 

--	--



SFC



1.

S ON


2.

S 0 19

3.

S 20 991 MC200 20 1023 MC100

4.







1.

M20 M21 M20 M21 N0 S27 S28 S27 S28

2.

T12 N2 S28 T13 N1 S27 S29






3.
MC PLC



PLC




S20

S20

S23

S1



S

STL

5.3.1 STL SFC

ON OFF

OUT TON TOF PWM HCNT PLSY PLSR DHSCS SPD DHSCI DHSCR DHSZ DHST

DHSP BOUT

PLC

ON OFF

7.4.1

SFC

SET

SFC

SFC

S2

2

S2

SFC

RET

S2

N3

OUT

S26

N3

RST

S26

7.1.5

7.1.5

1.

SFC

2.

3. SFC
X_Builder SFC SFC PLC

4.

5. SFC SFC

6.



SFC


STL PLC SFC

1
2 S0-S19
3 RET
4 ON OFF
5
6
7
8
9
10
11


1. PLC S

2. S0-S19
SFC S0-S19 S20
3. RET
SFC RET


4.
- ON OFF
- ON OFF OUT TON TOF PWM HCNT PLSY PLSR DHSCS SPD DHSCI
- DHSCR DHSZ DHST DHSP BOUT
5.



6.
- M1



7.




8.
- PLC

STL ON OFF




5.3.1 STL SFC

S20 T2 S0 S20 T2 S21 S22



9.

SFC




10.

OUT SET SET OUT


11.


1 S41 2




S38 S41 S43 S42 S41 S43 S41

1.








2.




3.


S










A B







1	X0			10	X11	
2	X1			11	X12	
3	X2			12	Y0	
4	X3			13	Y1	
5	X4	A		14	Y2	A
6	X5	A		15	Y3	B
7	X6	B		16	Y4	
8	X7	B		17	Y5	
9	X10					
A			B			

















8.1		279
8.1.1		279
8.1.2 MC	PLC	280
8.1.3	SM	280
8.1.4		282
8.1.5 MC200	MC100	285
8.2		285
8.3		286
8.4		286

MC

PLC

	C236	/								100	50	
	C237		/								10	
	C238			/								
	C239				/							
	C240					/						
	C241						/				/	
	C301							/				
	C302								/			
	C242	/										
	C243				/						10	
	C244	/										
	C245				/							
	C246									100	50	
	C247										10	
	C303										/	
	C248										10	
	C249											
	C250											
	C251	A	B							50	30	
	C304			A	B						/	
	C305					A	B					
	C306							A	B		5	
	C252	A	B									
	C253				A	B						
	C254	A	B									
	C255				A	B					/	
	C256 (X10)	A	B									
	C257 (X11)			A	B							
	C258 (X12)					A	B					
	C259 (X13)							A	B			

PLC


32

/

/

	SM236	SM245	SM301	SM302	ON/OFF	C236	C245	C301	C302	/	
						C246	C250	C303	/		
	SM303					SM	OFF	ON			

MC





	C251	SM100
	C252	SM100
	C253	SM102
	C254	SM100
	C255	SM102
	C256	SM100
	C257	SM101
	C258	SM103
	C259	SM104
	C304	SM101
	C305	SM103
	C306	SM104

			√	√	√
			√	√	√
					√
					√
					√

	C246	SM246
	C247	SM247
	C248	SM248
	C249	SM249
	C250	SM250
	C303	SM303
	C251	SM251
	C252	SM252
	C253	SM253
	C254	SM254
	C255	SM255
	C256	SM256
	C257	SM257
	C258	SM258
	C259	SM259
	C304	SM304
	C305	SM305
	C306	SM306


OFF ON


SM




OFF ON


SM






SM OFF ON





OFF ON ON OFF
SM



C236 C237 C246 C251 /

SPD

80kHz(MC100 60kHz)
SPD

DHSCS	DHSCR	DHSCI	DHSZ	DHSP	DHST	80kHz (MC100 60kHz)
DHSCS	DHSCR	DHSCI	DHSP	DHST		30kHz
DHSZ						20kHz

C236 C237 C246 C251

- C236 C237 C246 50kHz
- C251 30kHz

DHSCS DHSCR DHSCI DHSP DHST
10kHz 5kHz
DHSZ 5kHz 4kHz

X0 X7 SM

X0		SM90
X1		SM91
X2		SM92
X3		SM93
X4		SM94
X5		SM95
X6		SM96
X7		SM97



- 1 OFF→ON SM ON
- 2 SM90 SM97 HCNT SPD
- 3 PLC
- 4 HCNT SPD
- 5 X0~X7 SPD HCNT 80k
DHSCS DHACI DHSP DHST 30k

X0 X7		SPD		X0 X7		PLC	
1		X0 X7		SPD			
C236	/						
	C237	/					
	C238		/				
	C239			/			
	C240				/		
	C241					/	
	C301					/	
	C302						/
	C242	/					
	C243			/			
	C244	/					
	C245			/			
C246							
	C247						
	C303						
	C248						
	C249						
	C250						
C251	A	B					
C304			A	B			
C305							

SM16		0.1ms 16	R/W	
SD16		0-20971 0.1ms ,16 SM16 0.1m 20971	R/W	0-20971

SD16


D200 X0 X1 X0 X1
0.1ms



X0



X1



9.1			288
9.2			289
9.3			289
9.4			291
9.5			292
9.6	PTO		294
9.7			294
9.8			295

MC			PLC		

1
8
2
(1)
(2)

(3)

(4)
(5)
3

4 8



1
2
3 I/O REF REF I/O
4 SM SM ON /
5


SD ms
4ms
SM ON/OFF / OFF
MC PLC 3

0	26	SD66	SM66
1	27	SD67	SM67
2	28	SD68	SM68




1
2

0 Y0 Y0



2



X0

C236

DHSCI

20

1

INT_1




2

EI

SM65


C236




SM63 SM64 Y0 Y1 PTO
MC100

Y0 Y0 18

INT_1
INT_1



2 MAIN PTO SM63 PLS



SM56
MC100

4

SM ON/OFF /

XMT

XMT RCV

30	0	SM48
31	0	SM49
32	0	SM50
33	0	SM51
34	1	SM52
35	1	SM53
36	1	SM54
37	1	SM55
8	2	SM59
9	2	SM60
38	2	SM57
39	2	SM58



3



10.1		299
10.2		299
10.3		299
10.3.1		299
10.3.2		299
10.3.3		300
10.3.4		302
10.3.5		302
10.3.6 RTU		302
10.3.7 ASCII		303
10.3.8 Modbus		303
10.3.9 PLC		303
10.3.10 Modbus		304
10.3.11		304
10.3.12		305
10.3.13 LONG INT		305
10.3.14		305
10.3.15		306
10.3.16 Modbus		306
10.3.17 Modbus		307
10.3.18		309
10.4 MCbus		312
10.4.1 MCbus		312
10.4.2 MCBUS		312
10.4.3 MCbus		312
10.4.4 MCbus		314
10.4.5		318
10.4.6 MCbus		319
10.5		320
10.5.1		320
10.5.2		320
10.5.3 M N		320
10.5.4 MCbus		320

MC PLC

	Modbus	115200	57600	38400	19200	9600	4800	2400	1200
MCbus		115200	57600	38400	19200	9600	4800	2400	1200

MC PLC


MC200	0	RS232			Modbus			MCbus	
	1	RS232	RS485		Modbus			MCbus	
MC100	0	RS232			Modbus			MCbus	
	1	RS232	RS485		Modbus			MCbus	
MC280	0	RS232			Modbus			MCbus	
	1	RS485			Modbus			MCbus	
	2	RS485			Modbus			MCbus	

MC PLC RUN STOP TM 0

X_Builder

ASCII

PLC RUN
XMT RCV



自由口协议

默认值

PLC串口设置

波特率

9600

奇偶校验

不校验

数据位

8

停止位

1

☒ 允许起始字符检测

10

☒ 允许结束字符检测

30

☒ 字符间超时

100

ms

☒ 帧间超时


1000

ms


确定


取消

	115200 57600 38400 19200 9600 4800 2400 1200 9600	
	7 8 8	
	1 2 1	
	0 255 00 FF	
	0 255 00 FF	
	0 65535ms	



2 1





MC PLCModbus ASCII RTU MC100 RTU

1 RS232 RS485

2

(1) 7 ASCII 8 RTU

(2) 1200 2400 4800 9600 19200 38400

(3)

(4) 1 2

3 31 1 31

1

2 1.5

3 3.5

4 CRC16

5 RTU 256

	1	1	0 252	2

6

1 ASCII

2 3A CRLF 0D 0A

3 1s

4 LRC

5 ASCII RTU ASCII HEX ASCII 2 252
RTU 252 ASCII 513

	1	2	2	0 2*252	2	2

Modbus

01 02 03 04 05 06 15 16 41

41

01		0 ¹ :xxxx	Y X M SM S T C	
02		1 ² :xxxx	X	
03		4 ³ :xxxx ⁴	D SD Z T C	
05		0:xxxx	Y M SM S T C	
06		4:xxxx	D SD Z T C	
15		0:xxxx	Y M SM S T C	
16		4:xxxx	D SD Z T C	
1 0 2 1 3 4 4 xxxx 1 9999 1 9999 0 5 0 1 4 6 05 15 X X				

2 PLC Modbus

Y		Y0 Y377 8 256	0000 0255	01 05 15	Y0 Y7
X		X0 X377 8 256	1200 01455		Y10 Y17

```
3      01  01  00  64  00  A0  7D  AD
```

```
4          01  04  00  02  00  0A  D1  CD
```



1	X	X	SM	SD
---	---	---	----	----

2	01	CRC
---	----	-----

C		C200	C255		C200	C255
03	16		C			

08	00			08	12	
08	01			08	13	
08	04			08	14	
08	10			08	15	
08	11			08	18	

MC200/MC280

0x01	
0x02	
0x03	

- (1)
- (2)RTU256
- (3)RTU
- (4)
- (5)ASCII



PORT0PORT0PORT1PORT0ModbusPORT1Modbus

Modbus

Modbus

	031
	1152005760038400192009600480024001200
	78ASCII7RTU8
	1212
Modbus /	10
	RTUASCII

1	MC200 PLC	Modbus	MC200 PLC	5		
11	39			D100	D100	D101
	D102		D103			


8 D106 40 41 42





1	MC200 PLC	1	0	11
39		12		
2			Modbus	
		Modbus		
SD139	D202	D202		
3			MC200	Modbus
	MC200	PLC		

2	MC200	Modbus	MC200	5	2000	2017		
			D100	D100	D101	D102		D103



3

MC200

Modbus

MC200

5

40

43

D100


D100

D101


D102

D103

D103	D104	D105	D106	D107	D108	D109	D110



MODBUS



T_{12}

1ms

1920081RTU1020

T_5

$\frac{10}{19200} \frac{10}{1000}$ 1 6.2ms

T_7

$\frac{20}{19200} \frac{10}{1000}$ 1 11.4ms

T_4

T_8 T_9 1ms

T_6

35ms

T_3

1 6.2 35 11.4 1 1 55.6ms



10ms

T_2

$(INT(\frac{55.6}{15}) + 1)15$ 60ms

T_{10}

6.2 15 1 11.4 33.6ms




10-1


10-5

1

0

1





	315		
#14	#7		
#15			
D D7700 D7701 0# PLC D7700 D7701 1#-			
D D7700 D7703 0# PLC D7700 D7701 D7702 D7703 D7700 D7704			
#0	#0	#0	#0
#1			
#2	#1		
#3			
#4	#2	#1	
#5			
#6	#3		#0
ẽ ≥ ≥ 641 f e & f 11 623 #7			
#8	#4		
		#2	
			#1

D7700 D7701	#0	#0	#0	#0
D7702 D7703	#1			
D7704 D7705	#2	#1		
D7706 D7707	#3			
D7708 D7709	#4	#2	#1	
D7710 D7711	#5			
D7712 D7713	#6	#3		
D7714 D7715	#7			
D7716 D7717	#8	#4	#2	#1
D7718 D7719	#9			
D7720 D7721	#10	#5		
D7722 D7723	#11			
D7724 D7725	#12	#6	#3	
D7726 D7727	#13			
D7728 D7729	#14	#7		
D7730 D7731	#15			

D7732 D7733	#0	#0	#0	#0
D7734 D7735	#1			
D7736 D7737	#2	#1		
D7738 D7739	#3			
D7740 D7741	#4	#2	#1	
D7742 D7743	#5			
D7744 D7745	#6	#3		
D7746 D7747	#7			
D7748 D7749	#8	#4	#2	#1
D7750 D7751	#9			
D7752 D7753	#10	#5		
D7754 D7755	#11			
D7756 D7757	#12	#6	#3	
D7758 D7759	#13			
D7760 D7761	#14	#7		
D7762 D7763	#15			

0						
M1400	M1415		#0			
M1416	M1431		#1			
M1432	M1447		#2			
M1448	M1463		#3			
M1464	M1479		#4			
M1480	M1495		#5			
M1496	M1511		#6			
M1512	M1527		#7			
M1528	M1543		#8			
M1544	M1559		#9			
M1560	M1575		#10			
M1576	M1591		#11			
M1592	M1607		#12			
M1608	M1623		#13			
M1624	M1639		#14			

D7500	D7507	#0	#0	#0	#0	#0	
D7508	D7515	#1					
D7516	D7523	#2	#1				
D7524	D7531	#3					
D7532	D7539	#4	#2				
D7540	D7547	#5					
D7548	D7555	#6		#3			
D7556	D7563	#7					
D7564	D7571	#8	#4	#1			
D7572	D7579	#9					
D7580	D7587	#10			#5		
D7588	D7595	#11					
D7596	D7603	#12	#6				
D7604	D7611	#13					
D7612	D7619	#14			#7		
D7620	D7627	#15					
D7628	D7635	#16	#8	#4	#2		
D7636	D7643	#17					
D7644	D7651	#18	#9				
D7652	D7659	#19					
D7660	D7667	#20	#10				
D7668	D7675	#21					
D7676	D7683	#22		#11			
D7684	D7691	#23					
D7692	D7699	#24	#12	#6	#1		
D7700	D7707	#25					
D7708	D7715	#26				#13	
D7716	D7723	#27					
D7724	D7731	#28	#14			#7	
D7732	D7739	#29					
D7740	D7747	#30					#15
D7748	D7755	#31					

PLC 0 PLC 1 Mbus

MCbus



MCbus

MCbus




MCbus 0 PLC 0 0



				PLC			6	PLC		6		6	PLC	
0	5							2	PLC					8
	PLC		6	7		6	7			PLC				
0	5									MCbus	1			


0		0		MCbus
		0		

11.1		321
11.1.1		321
11.1.2		322
11.1.3		323
11.2 MC	PLC	323
11.3		325
11.4		326
11.4.1 MC280		326
11.4.2 MC200		338
11.4.3 MC100		341
11.5		342
11.5.1		342
11.5.2		349






PLC


PLC



PLC



ZRN





11.2 PLC

DSZR		DOG DOG DOG DOG ON				
ZRN		DOG DOG ON DOG OFF				
DRVI						
DRVA						
PLSV						
ABS						
STOPDV						
CW						
CCW						
LIN						

MOVELINK						
GEARBOX						

6.10 IO

MC PLC

1


2 1 1 PLC

3

4

5


6



MC280

0	+		Y0	200	X Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7	100	
			Y0				
	+		Y0				
			Y1				
	A + B	A	Y0/Y1(A Y1 B) Y0				
B		Y1/Y0(B Y0 A) Y1					
1	+		Y1	200	X Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7		
			Y1				
	+		Y0				
			Y1				
	A + B	A	Y1/Y0(A Y0 B) Y1				
B		Y0/Y1(B Y1 A) Y0					
2	+		Y2	200	Y Y0 Y1 Y2 Y3		
			Y2				
	+		Y2				
			Y3				

	A + B	A	Y2/Y3(A Y3 B)		Y4 Y5 Y6 Y7	
		B	Y3/Y2(B Y2 A)			
3	+		Y3	200	Y Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7	
			Y3			
	+		Y2			
			Y3			
	A + B	A	Y3/Y2(A Y2 B)			
		B	Y2/Y3(B Y3 A)			
4	+		Y4	100	X /Y /	
			Y4			
	PWM					
5	+		Y5	100	X /Y /	
			Y5			
	PWM					
6	+		Y6	100	X /Y /	20
			Y6			
	A + B	A	Y6/Y7(A Y7 B)			
		B	Y7/Y6(B Y6 A)			
	PWM					
7	+		Y7	100	X /Y /	
			Y7			
	A + B	A	Y7/Y6(A Y6 B)			
		B	Y6/Y7(B Y7 A)			
	PWM					


0	+		Y0	200	X Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7	100
			Y0			
	+		Y0			
			Y1			
	A + B	A	Y0/Y1(A Y1 B)			
		B	Y1/Y0(B Y0 A)			
1	+		Y1	200	X Y0 Y1 Y2 Y3	
			Y1			
	+		Y0			
			Y1			

	A +	A	Y1/Y0(A Y0 B)		Y4 Y5 Y6 Y7		
	B	B	Y0/Y1(B Y1 A)				
2	+		Y2	200	Y Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7		
			Y2				
	+		Y2				
			Y3				
	A +	A	Y2/Y3(A Y3 B)				
		B	Y3/Y2(B Y2 A)				
3	+		Y3	200	Y Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7		
			Y3				
	+		Y2				
			Y3				
	A +	A	Y3/Y2(A Y2 B)				
		B	Y2/Y3(B Y3 A)				
4	+		Y4	100	X /Y /	20	
			Y4				
	PWM						
5	+		Y5	100	X /Y /		
			Y5				
	PWM						

0	+		Y0	200	X Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7	100	
			Y0				
	+		Y0				
			Y1				
	A +	A	Y0/Y1(A Y1 B)				
		B	Y1/Y0(B Y0 A)				
1	+		Y1	200	X Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7		
			Y1				
	+		Y0				
			Y1				
	A +	A	Y1/Y0(A Y0 B)				
		B	Y0/Y1(B Y1 A)				
2	+		Y2	200	Y		
			Y2				

	+		Y2	200	Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7	
			Y3			
	A + B	A	Y2/Y3(A Y3 B)			
		B	Y3/Y2(B Y2 A)			
3	+		Y3	200	Y Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7	
			Y3			
	+		Y2			
			Y3			
	A + B	A	Y3/Y2(A Y2 B)			
		B	Y2/Y3(B Y3 A)			

0	+		Y0	200	/	
			Y0			
	+		Y0			
			Y1			
1	A + B	A	Y0/Y1(A Y1 B)	200	/	/
		B	Y1/Y0(B Y0 A)			
	+		Y1			
			Y1			
2	+		Y0	200	/	/
			Y1			
	A + B	A	Y1/Y0(A Y0 B)			
		B	Y0/Y1(B Y1 A)			
3	+		Y2	200	/	/
			Y2			
	+		Y2			
			Y3			
3	A + B	A	Y2/Y3(A Y3 B)	200	/	/
		B	Y3/Y2(B Y2 A)			
	+		Y3			
			Y3			
3	+		Y2	200	/	/
			Y3			
	A + B	A	Y3/Y2(A Y2 B)			
		B	Y2/Y3(B Y3 A)			



	B	B	Y2/Y3(B Y3 A Y4	Y2)			
4	+			100	/		

3

SD202	0	10 200000	R/W
SD203	0		R/W
SD204	0	1/10	R/W
SD205	0	50 5000 ms	R/W
SD206	0	SM281 N Y Y N	R/W
SD207	0	DSZR	R/W
SD208	0	DSZR	R/W
SD209	0		R/W
SD220	0	PLS	R
1 SD202 SD205			
2 1/10			

SM261		Y1	R/W
SM271		Y1 busy ON ready OFF	R
SM71		Y1	R/W
SM310		DSZR/ZRN Y1 CLR	R/W
SM311	Y	DSZR Y1 SD316 N Y Y N Y11	R/W
SM312		DSZR Y1	R/W
SM313		DSZR Y1	R/W
SM314		DSZR Y1	R/W
SM315		DSZR Y1 OFF ON ON ON	R/W
SM316		DSZR Y1 OFF ON ON ON	R/W
SM317		Y1 DVIT	
SM318		DSZR Y1 busy ON ready OFF	R/W
SM319		Y1 DVIT	
SM310 Y11 1 CLR 20ms+1			

SD52	1	SD52 SD53	R/W
SD53	1		R/W
SD310	1	SD310 SD311	R/W
SD311	1	32 SD310	R/W
SD312	1	10 200000	R/W
SD313	1		R/W
SD314	1	1/10	R/W
SD315	1	50 5000 ms	R/W
SD316	1	SM311 N Y Y N	R/W
SD317	1	DSZR	R/W

SD318	1	DSZR	R/W
SD319	1		R/W
1 SD312 SD315			
2 1/10			

SM262		Y2	R/W
SM272		Y2 busy ON ready OFF	R
SM72		Y2	R/W
SM320		DSZR/ZRN Y2 CLR	R/W
SM321		DSZR Y2 SD326 N Y Y N Y12	R/W
SM322		DSZR Y2	R/W
SM323		DSZR Y2	R/W
SM324		DSZR Y2	R/W
SM325		DSZR Y2 OFF ON ON ON	R/W
SM326		DSZR Y2 OFF ON ON ON	R/W
SM327		Y2 DVIT	
SM328		DSZR Y2 busy ON ready OFF	R/W
SM329		Y2 DVIT	
SM320 Y12 1 CLR 20ms+1			

SD160	2	SD320 SD321 32 SD320	R/W
SD161	2		R/W
SD320	2		R/W
SD321	2		R/W
SD322	2	10 200000	R/W
SD323	2		R/W
SD324	2	1/10	R/W
SD325	2	50 5000 ms	R/W
SD326	2	SM321 N Y Y N	R/W
SD327	2	DSZR	R/W
SD328	2	DSZR	R/W
SD329	2		R/W
SD222	2	PLS	R
1 SD322 SD325			
2 1/10			

--	--	--	--

SM355		DSZR	Y5		OFF		R/W
		ON		ON	ON		
SM356		DSZR	Y5		OFF		R/W
		ON		ON	ON		
SM358		DSZR	Y5	busy	ON	ready	OFF
	SM350		Y15	1	CLR		20ms+1

SD166	5						R/W
SD167	5					SD166 SD167	R/W
SD350	5		SD350 SD351				R/W
SD351	5		32			SD350	R/W
SD352	5						R/W
SD353	5			10	100000		R/W
SD354	5				1/10		R/W
SD355	5			50	5000	ms	R/W
SD356	5	SM351	N	Y	Y	N	R/W
SD357	5	DSZR					R/W
SD358	5	DSZR					R/W
SD359	5	DSZR					R/W
SD225	5	PLS					R
1 SD352 SD355							
2 1/10							

SM266			Y6				R/W
SM276			Y6	busy	ON	ready	OFF
SM76			Y6				R/W
SM360		DSZR/ZRN	Y6			CLR	R/W
			CLR				
SM361		DSZR	Y6			SD366 N	R/W
	Y	Y N				Y16	
SM362		DSZR	Y6				R/W
SM363		DSZR	Y6				R/W
SM364		DSZR	Y6				R/W
SM365		DSZR	Y6			OFF	R/W
		ON			ON	ON	
SM366		DSZR	Y6			OFF	R/W
		ON			ON	ON	
SM368		DSZR	Y6	busy	ON	ready	OFF
	SM360		Y16	1	CLR		20ms+1

SD168	6					SD168 SD169	R/W
-------	---	--	--	--	--	-------------	-----

SD169	6	SD360 SD361 32 SD360	R/W
SD360	6		R/W
SD361	6		R/W
SD362	6	10 100000	R/W
SD363	6		R/W
SD364	6	1/10	R/W
SD365	6	50 5000 ms	R/W
SD366	6	SM361 N Y Y N	R/W
SD367	6	DSZR	R/W
SD368	6	DSZR	R/W
SD369	6		R/W
SD226	6	PLS	R
1 SD362 SD365			
1/10			

SM267		Y7	R/W
SM277		Y7 busy ON ready OFF	R
SM77		Y7	R/W
SM370		DSZR/ZRN Y7 CLR CLR	R/W
SM371	Y	DSZR Y7 SD376 N Y N Y17	R/W
SM372		DSZR Y7	R/W
SM373		DSZR Y7	R/W
SM374		DSZR Y7	R/W
SM375		DSZR Y7 OFF ON ON ON	R/W
SM376		DSZR Y7 OFF ON ON ON	R/W
SM378		DSZR Y7 busy ON ready OFF	R/W
SM370 Y17 1 CLR 20ms+1			

SD170	7	SD170 SD171 SD370 SD371 32 SD370	R/W
SD171	7		R/W
SD370	7		R/W
SD371	7		R/W
SD372	7	10 100000	R/W
SD373	7		R/W
SD374	7	1/10	R/W
SD375	7		

SD378	7	DSZR	R/W
SD379	7		R/W
SD227	7	PLS	R
1 SD372 SD375			
2 1/10			

MC200

0	+		Y0	
			Y0	
1	+		Y1	
			Y1	


SM80	Y0	Y0		R/W
SM82	Y0	Y0 busy ON ready OFF		R
SM63	Y0	Y0		R/W
SM280		DSZR/ZRN Y0 CLR		R/W
SM281		DSZR Y0 SD220 Y N Y10		R/W
SM282		DSZR Y0		R/W
SM283		DSZR/DVIT Y0		R/W
SM284		DSZR/DVIT Y0		R/W
SM285		DSZR Y0 ON ON OFF ON		R/W
SM286		DSZR Y0 ON ON OFF ON		R/W
SM287		DVIT Y0 ON ON OFF ON		R/W
SM288		DSZR/DVIT Y0 busy ON ready OFF		R/W
SM289	Y0	DVIT Y0 SD240 X N X0		R/W
SM260		DVIT Y0 Y1 SM289 SM299 SD240		R/W
SM280 Y10 1 CLR 20ms+1				

SD50	0	SD200 SD201 32 SD200	R/W
SD51	0		R/W
SD200	0		R/W
SD201	0		R/W
SD202	0	10 100000	R/W
SD203	0		R/W
SD204	0	1/10	R/W
SD205	0	50 5000 ms	R/W
SD207	0	DSZR	R/W
SD208	0	DSZR	R/W
SD209	0		R/W
SD220	0	SM281 N Y Y N	R/W
SD240		SM289 N Y Y N 0	R/W
1 SD202 SD205			
2 1/10 1/10			

SM81	Y1	Y1	R/W
SM83	Y1	Y1 busy ON ready OFF	R
SM64	Y1	Y1	R/W
SM290		DSZR/ZRN Y1 CLR CLR	R/W
SM291		DSZR Y1 SD230 Y N Y11	R/W
SM292		DSZR Y1	R/W
SM293		DSZR/DVIT Y1	R/W
SM294		DSZR/DVIT Y1	R/W
SM295		DSZR Y1 OFF ON ON ON	R/W
SM296		DSZR Y1 OFF ON ON ON	R/W
SM297		DVIT Y1 OFF ON ON ON	R/W
SM298		DSZR/DVIT Y1 busy ON ready OFF	R/W
SM299	Y1	DVIT Y1 SD240 X N X1	R/W
SM260		DVIT Y0 Y1 SM289 SM299 SD240	R/W
SM290 Y11 1 CLR 20ms+1			


SD50	0	SD80 SD81 32 SD80	R/W
SD51	0		R/W
SD80	0		R/W
SD81	0		R/W
SD52	1	SD82 SD83 32 SD82	R/W
SD53	1		R/W
SD82	1		R/W
SD83	1		R/W
SD84	0 1	1/10	R/W
SD85	0 1	10 100000	R/W
SD86	0 1		R/W
SD87	0 1	50 5000 ms	R/W
SD56	0	PLS	R
SD57	1	PLS	R


1 SD84 D84



7







PLS

PTO

PTO

X_Builder

→

...


PLS





50000Hz

20000Hz



D

D






PLS

D




PTO







- 1
- 2
- 3





/*初始化运动控制指令相关软元件*/					
NETWORK 0	SM1	[	DMOV	0	D100]
					相对位置模式
			DMOV	10000	D102]
					直线插补初始速度
			DMOV	10000	D104]
					直线插补合成速度
NETWORK 1	SM1	[	DMOV	100	D106]
					直线插补减速速度时间
			DMOV	0	D108]
					X轴相对坐标
			DMOV	0	D110]
					Y轴相对坐标
NETWORK 1	SM1	[	DMOV	0	D200]
					相对位置, 指定圆心
NETWORK 1	SM1	[	DMOV	10000	D202]
					圆弧插补保留

	[	DMOV	10000	D204	]	圆弧插补合成速度
	[	DMOV	100	D206	]	保留
	[	DMOV	0	D208	]	X轴移动距离
	[	DMOV	0	D210	]	Y轴移动距离
	[	DMOV	0	D212	]	X轴圆心位置
	[	DMOV	0	D214	]	Y轴圆心位置
	[	MOV	1	Z0	]	段数标识
	[	SET	SM72		]	Y2脉冲输出完成中断
	[	SET	SM69		]	中断使能控制
	[	EI			]	

NETWORK 2	SMO	[	DMOV	200000	SD202	]	Y0最高速度
		[	MOV	10	SD204	]	Y0基底速度
		[	MOV	100	SD205	]	Y0加减速时间
		[	MOV	10	SD207	]	Y0爬行速度
		[	DMOV	2000	SD208	]	Y0回归速度
NETWORK 3	SMO	[	DMOV	200000	SD322	]	Y2最高速度
		[	MOV	10	SD324	]	Y2基底速度
		[	MOV	100	SD325	]	Y2加减速时间
		[	MOV	10	SD327	]	Y2爬行速度
		[	DMOV	2000	SD328	]	Y2回归速度







SM20		SD20	R			
SM21		SD20	R			
SM22		SD20	R			
SM30		MODRW	R			

SM40	X0 /	1 X0	R/W			
SM41	X1 /	1 X1	R/W			
SM42	X2 /	1 X2 1	R/W			
SM43	X3 /	1 X3				

	/4				
--	----	--	--	--	--

SM110	0	XMT 0	R/W			
SM111	0	RCV 0	R/W			
SM112	0		R/W			
SM113	0		R/W			
SM114	0		R			



SM112-SM114 PORT0 MC100 PLC PORT0
 MCbus Modbus FREEPORT SM112-SM114

SM120	1	XMT 1	R/W			
SM121	1	RCV 1	R/W			
SM122	1		R/W			
SM123	1		R/W			
SM124	1		R			



SM122-SM124 PORT1 MC100 PLC
 PORT1 MCbus Modbus FREEPORT SM122-SM124

SM130	2	XMT 2	R/W			
SM131	2	RCV 2	R/W			
SM132	2		R/W			
SM133	2		R/W			

SM134	2		R			



SM135	1 Modbus		R/W			
SM136	1 Modbus		R/W			
SM137	2 Modbus		R/W			
SM138	2 Modbus		R/W			

SM140	0		R			
SM141	1		R			
SM142	2		R			
SM143	3		R			
SM144	4		R			
SM145	5		R			
SM146	6		R			
SM147	7		R			
SM148	8	h%O 'y/ ~ 0+00	R			
SM149	9		R			
SM150	10		R			
SM151	11		R			
SM152	12		R			
SM153	13		R			
SM154	14		R			

SM172	AD 0	1 AD 0	R/W			
SM173	AD 1	1 AD 1	R/W			
SM174	AD 0	1 0	R/W			
SM175	AD 1	1 0	R/W			
SM178	DA 0	1 DA 0	R/W			

SM180			R/W			
SM181	/		R/W			
SM182			R/W			
SM185			R/W			
SM188		1	R/W			

SM186	ASC	0 1 ASCII 1 1 ASCII	R/W			
SM189	SAVER		R			

SM190		1 2 STOP RUN 3 4	R			
SM191		1 2	R			
SM192		1 2	R			

SM193			R			

--	--	--	--	--

R

	SM243	C243		R			
	SM244	C244		R			
	SM245	C245		R			
	SM246	C246		R			
	SM247	C247		R			
	SM301	C301		R			
	SM248	C248		R			
	SM249	C249		R			
	SM250	C250	C2 __ SM2 __	R			
	SM251	C251		R			
	SM304	C304		R			
	SM305	C305		R			
	SM306	C306		R			
	SM252	C252		R			
	SM253	C253		R			
	SM254	C254		R			
	SM255	C255		R/			
	SM256	C256		R/			
	SM257	C257		R/			
	SM258	C258		R/			
	SM259	C259		R/			

SM260		Y0 Y1 DVIT Y0 X0 Y1 X1 SD240 4 Y	R/W				
SM261	Y001	Y001	R/W				
SM262	Y002	Y002	R/W				
SM263	Y003	Y003	R/W				
SM264	Y004	Y004	R/W				
SM265	Y005	Y005	R/W				
SM266	Y006	Y006	R/W				
SM267	Y007	Y007	R/W				
SM271	Y001 busy/ready	Y001	R				
SM272	Y002 busy/ready	Y002	R				
SM273	Y003 busy/ready	Y003	R				
SM274	Y004 busy/ready	Y004	R				
SM275	Y005	Y005	R				

	busy/ready					
SM276	Y006 busy/ready	Y006		R		
SM277	Y007 busy/ready	Y007		R		
SM280		ZRN CLR DSZR ZRN M Û W W	()	R/W		
SM281		SD220 Y N Y2 Y0 DSZR		R/W		
SM282		Y0 DSZR		R/W		
SM283		Y0 DSZR/DVIT		R/W		
SM284		Y0 DSZR MM		R/W		
SM285		Y0 DSZR		R/W		
SM286		Y0 DSZR		R/W		
SM287		Y0 DVIT		R/W		

Ú Ÿ

/]B

SM340

2

Y4

DSZR

1%6RèG

“ ‘ ò

U& R


& T Ç Y



1 SD50 SD55 STOP → RUN
 2 SD SM SD R

SD00	PLC	10	MC100	20	MC200	R		
SD01		1001	1.001			R		
SD02		12	12k			R		
SD03						R		
SD04		0.1V	3.6V	36		R		
SD05			10ms	10ms		R		10 100ms
			100ms	100ms				
SD06		4	4	6	6	R		
SD07	I/O					R		
SD08						R		
SD09	10	X0	0	X10	8	15	R	0 15
SD10	IO					R		
SD11	IO					R		
SD12	IO					R		
SD13								
SD14								
SD15								
SD16								
SD17								
SD18		SM16			0.1ms	,32	R/W	3.009
		0 -- 429496729.5ms						
SD19							R/W	3.009

SD20	0			R			
SD21	1			R			
SD22	2			R			
SD23	3			R			
SD24	4			R			



SD66	0	1 32767	R/W				1 32767ms
SD67	1	1 32767	R/W				1 32767ms
SD68	2	1 32767	R/W				1 32767ms

1ms

5ms

SD80	Y0	R/W				0
SD81	Y0	R/W				
SD82	Y1	R/W				0
SD83	Y1	R/W				
SD84	ZRN DRVI DRVA	R/W				0
SD85	ZRN DRVI DRVA	R/W				100.000
SD86	ZRN DRVI DRVA	R/W				
SD87	ZRN DRVI DRVA	R/W				100
SD88		R/W				100
SD89		R/W				100

SD100		R				2000 2099
SD101		R				1 12
SD102		R				1 31
SD103		R				0 23
SD104		R				0 59
SD105		R				0 59
SD106		R				0 6
TWR						



			b2 b1 b0					
			000 38,400					
			001 19,200					
			010 9,600					
			011 4,800					
			100 2,400					
			101 1,200					
			110 57,600					
			111 115,200					
		SD120.0 SD120.2						
			0 1					
		SD120.3	1 2					
			0					
		SD120.4						

SD120 1

R/W

SD126			R				
SD127			R				
SD128			R				

SD130	0	R/W				MOD 1 32 MCBUS 0 31	
SD131	0 /MCbus	R/W					
SD132	0	R/W					
SD133	MCbus 0	R/W				1 13	
SD135	1	R/W				MOD 1 32 MCBUS 0 31	
SD136	1 /MCbus	R/W					
SD137	1	R/W				0 100	
SD138	MCbus 1	R/W				1 13	
SD139	Modbus 1	R					

SD140	2	SD140.0 SD140.2	b2 b1 b0 000 38,400 001 19,200 010 9,600 011 4,800 100 2,400 101 1,200 110 57,600 111 115,200	R/W				
		SD140.3	0 1 1 2					
		SD140.4	0 1					
		SD140.5	0 1					
		SD140.6	0 8 1 7					
		SD140.7	1 0					
		SD140.8	1 0					
		SD140.9	1 0					
		SD140.10	1 0					
SD140		SD140.11		R/W				
		SD140.12	0 1					
		SD140.13 SD140.15						

SD141			R/W				
SD142			R/W				
SD143		0ms	R/W				0 32767ms
SD144		0ms =	R/W				0 32767ms
		0					

SD182	DHST	DHSP	R/W			
SD183	DHST	DHSP	R/W			
SD184			R/W			

SD191			R			
SD192			R			
SD193	MODBUS	(PORT0)	R			
SD194	MODBUS	(PORT1)	R			
SD195	MODBUS	(PORT2)				

SD196	PORT0 ms	0 5 5ms		R/W	3.009	/	0-32767
SD197	PORT1 ms			R/W	3.009	3.009	
SD198	PORT2 ms			R/W	3.009	3.009	

																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																</
--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----

SD213	Y1 ZRN PLSV DRVI DRVA DSZR DVIT 10 100000	R/W			
SD214	Y1 ZRN PLSV DRVI DRVA DSZR DVIT (1/10)	R/W			
SD215	Y1 ZRN DRVI DRVA DSZR DVIT SD214 SD212 SD213 50ms 5000ms	R/W			
SD217	Y1 DSZR	R/W			
SD218	Y1 DSZR	R/W			
SD219	Y1 DSZR	R/W			
SD220	Y0	R/W			
SD230	Y1	R/W			
SD240		R/W			

SD220		16	0	Y000	R		
SD221		16	0	Y001	R		
SD222		16	0	Y002	R		
SD223		16	0	Y003	R		
SD224		16	0	Y004	R		
SD225		16	0	Y005	R		
SD226		16	0	Y006	R		
SD227		16	0	Y007	R		
SD310		32	0	Y001	R/W		
SD311							
SD312		32	100000(MC280:2 00000)	ZRN,PLSV,DRVI,DRVA DSZR DVIT (10-100000) y1 MC280 10 200000	R/W		
SD313					R/W		
SD314		16	5000(MC280:500)	ZRN,PLSV,DRVI,DRVA DSZR DVIT (1/10) y1	R/W		
SD315		16	1000	ZRN,DRVI,DRVA DSZR DVIT SD314 SD312,SD313 y1 50ms 5000ms	R/W		
SD316		16	0	Y1	R/W		
SD317		16	1000	Y1 DSZR	R/W		
SD318		32	50000	Y1 DSZR	R/W		
SD319					R/W		
SD320		32	0	Y002	R/W		
SD321							
SD322		32	100000(MC280:2 00000)	ZRN,PLSV,DRVI,DRVA DSZR DVIT (10-100000) y2 MC280 10 200000	R/W		
SD323					R/W		
SD324		16	5000(MC280:500)	ZRN,PLSV,DRVI,DRVA DSZR DVIT (1/10) y2	R/W		
SD325		16	1000	ZRN,DRVI,DRVA DSZR DVIT SD324 SD322,SD323 y2 50ms 5000ms	R/W		

SD326		16	0	Y2	R/W			
SD327		16	1000	Y2 DSZR	R/W			
SD328		32	50000	Y2 DSZR	R/W			
SD329					R/W			
SD330		32	0	Y003	R/W			
SD331								
SD332		32	100000(MC280:200000)	ZRN,PLSV,DRV,DRVA DSZR DVIT (10-100000) y3 MC280 10 200000	R/W			
SD333					R/W			
SD334		16	5000(MC280:5000)	ZRN,PLSV,DRV,DRVA DSZR DVIT (1/10) y3	R/W			
SD335		16	1000	ZRN,DRV,DRVA DSZR DVIT SD334 SD332,SD333 y3 50ms 5000ms	R/W			
SD336		16	0	Y3	R/W			
SD337		16	1000	Y3 DSZR	R/W			
SD338		32	50000	Y3 DSZR	R/W			
SD339					R/W			
SD340		32	0	Y004	R/W			
SD341					R/W			
SD342		32	200000	ZRN,PLSV,DRV,DRVA DSZR DVIT (10-100000) y4 MC280 10 200000	R/W			
SD343					R/W			
SD344		16	500	ZRN,PLSV,DRV,DRVA DSZR DVIT (1/10) y4	R/W			
SD345		16	1000	ZRN,DRV,DRVA DSZR DVIT SD344 SD342,SD343 y4 50ms 5000ms	R/W			
SD346		16	0	Y4	R/W			
SD347		16	1000	Y4 DSZR	R/W			
SD348		32	50000	Y4 DSZR	R/W			
SD349					R/W			
SD350		32	0	Y005	R/W			
SD351					R/W			
SD352		32	200000	ZRN,PLSV,DRV,DRVA DSZR DVIT (10-100000) y5 MC280 10 200000	R/W			
SD353					R/W			
SD354		16	500	ZRN,PLSV,DRV,DRVA DSZR DVIT (1/10) y5	R/W			
SD355		16	1000	ZRN,DRV,DRVA DSZR DVIT SD354 SD352,SD353 y5 50ms 5000ms	R/W			
SD356		16	0	Y5	R/W			
SD357		16	1000	Y5 DSZR	R/W			

SD358		32	50000	Y5 DSZR	R/W		
SD359					R/W		
SD360		32	0	Y006	R/W		
SD361					R/W		
SD362		32	200000	ZRN,PLSV,DRV,DRVA DSZR DVIT (10-100000) y6 MC280 10 200000	R/W		
SD363					R/W		
SD364		16	500	ZRN,PLSV,DRV,DRVA DSZR DVIT (1/10) y6	R/W		
SD365		16	1000	ZRN,DRV,DRVA DSZR DVIT SD364 SD362,SD363 y6 50ms 5000ms	R/W		
SD366		16	0	Y6	R/W		
SD367		16	1000	Y6 DSZR	R/W		
SD368		32	50000	Y6 DSZR	R/W		
SD369					R/W		
SD370		32	0	Y007	R/W		
SD371					R/W		
SD372		32	200000	ZRN,PLSV,DRV,DRVA DSZR DVIT (10-100000) y7 MC280 10 200000	R/W		
SD373					R/W		
SD374		16	500	ZRN,PLSV,DRV,DRVA DSZR DVIT (1/10) y7	R/W		
SD375		16	1000	ZRN,DRV,DRVA DSZR DVIT SD374 SD372,SD373 y7 50ms 5000ms	R/W		
SD376		16	0	Y7	R/W		
SD377		16	1000	Y7 DSZR	R/W		
SD378		32	50000	Y7 DSZR	R/W		
SD379					R/W		

SD401	S900-S999	R/W		


SD430	1	R/W		
SD431	2	R/W		
SD432	3	R/W		
SD433	4	R/W		
SD434	5	R/W		

Modbus

01 02 03 05 06 08 15 16

[illegible]

Y		Y0 Y377 8 256	0000 0255	01	0 Y7
X		X0 X377 8 256 &é	1200 01455 0000 0255	01 05 15 02	
M		M0 M10239	2000 4047 12000-20191	01 05 15	
SM	Ť	SM0 SM511	4400 4655 30000-30255	01 05 15	
S	S0	S0000-65535 S1000-34071	60000-7023 31000-34071	01 05 15	



MC PLC 256

1

	01H					(CRC LRC)
		H	L	H	L	

2

8		0					
	01H	n		No.1	ë ë	No.n	(CRC LRC)

broadcast

1

1

	05H					(CRC LRC)
		H	L	H	L	

0xFF00(ON,1) 0x0000(OFF,0)

2

	05H					(CRC LRC)
		H	L	H	L	

1

1

	06H	H	L	H	L	(CRC LRC)
--	-----	---	---	---	---	-----------

2

	06H					(CRC LRC)
		H	L	H	L	

1968 0x07b0 ,

1

	OFH	H	L	H	L	(n)	No.1	ě ě	No.N	(CRC LRC)
--	-----	---	---	---	---	-----	------	-----	------	-----------

B7	B6	B5	B4	B3	B2	B1	B0
----	----	----	----	----	----	----	----

2

	0FH					(CRC LRC)
		H	L	H	L	

120 0x78

1

	0x10H					(n)	No.1		ë ë	No.N		(CRC LRC)
		H	L	H	L		H	L		H	L	

2

	0x10H					(CRC LRC)
		H	L	H	L	


1.

X Y

7 01 01 04 B0 00 0A BC DA



1 01 CRC
2 X




2

3

0x01	
0x02	
0x03	
0x10	
0x11	
0x12	/
0x13	
0x14	
0x15	
0x16	
0x17	
0x18	
0x19	
0x1A	CRC/LRC
0x1B	modrw
0x1C	
0x1D	
0x1E	

0x1	
0x2	
0x3	
0x4	
0x5	
0x6	
0x18	
0x20	
0x21	
0x22	

	D7940	D7969	D3940	D3969
	D7970	D7999		
	D7800 (MC200)	D7894 (MC200)		
MCbus	D7700	D7763		
MCbus 14-18	D7500	D7755		
MCbus	M1400	M1911		
EROMWR	D6000	D6999		



0						
1 9						
10	SRAM					
11	FLASH					
12						

13

61						
62						
63						
64			SD20			
65						
66						
67						
68						
69						
70						
71						
72						
73						
74						
75	I/O					
76						
77	PLSR					
78	BFM					
79	ABS					
80	ABS					

D

MC200

5

PLC

10

PLC

PLC

EEPROM


EEPROM

10

D

1	D7800	D7801		D7802		D7803		D7804	D7805-- D7809
2	D7810	D7811		D7812		D7813		D7814	D7815-- D7819
3	D7820	D7821		D7822		D7823		D7824	D7825-- D7829
4	D7830	D7831		D7832		D7833		D7834	D7835-- D7839
5	D7840	D7841		D7842		D7843		D7844	D7845-- D7849
6	D7850	D7851		D7852		D7853		D7854	D7855-- D7859
7	D7860	D7861		D7862		D7863		D7864	D7865-- D7869
8	D7870	D7871		D7872		D7873		D7874	D7875-- D7879
9	D7880	D7881		D7882		D7883		D7884	D7885-- D7889
10	D7890	D7891		D7892		D7893		D7894	D7895-- D7899

ASCII HEX		3							
		0	1	2	3	4	5	6	7
4	0	NUL	DLE	SPACE	0	@	P		p
	1	SOH	DC1	!	1	A	Q	a	q
	2	STX	DC2	"	2	B	R	b	r
	3	ETX	DC3	#	3	C	S	c	s
	4	EOT	DC4	\$	4	D	T	d	t
	5	ENQ	NAK	%	5	E	U	e	u
	6	ACK	SYN	&	6	F	V	f	v
	7	BEL	ETB		7	G	W	g	w
	8	BS	CAN	(	8	H	X	h	x
	9	HT	EM	)	9	I	Y	i	y
	A	LF	SUB	*	:	J	Z	j	z
	B	VT	ESC	+	;	K	[	k	{
	C	FF	FS		<	L		l	
	D	CR	GS	-	=	M	]	m	}
	E	SO	RS	.	>	N	^	n	
	F	SI	US	/	?	O		o	DEL



A	ABS		8						10
	ACOS	COS ⁻¹	7						113
	ADD		7						97
	ANB		1						66
	AND		1						64
	AND<	AND<	5						205
	AND<=	AND<=	5						205
	AND<>	AND<>	5						205
	AND=	AND=	5						205
	AND>	AND>	5						205
	AND>=	AND>=	5						205
	ANDD<	AND<	7						208
	ANDD<=	AND<=	7						208
	ANDD<>	AND<>	7						208
	ANDD=	AND=	7						208
	ANDD>	AND>	7						208
	ANDD>=	AND>=	7						208
	ANDR<	AND>	7						211
	ANDR<=	AND<=	7						211
	ANDR<>	AND<>	7						211
	ANDR=	\$1 • AND=	7						211
	ANDR>	AND>	7						211
	ANDR>=	AND>=	7						211
	ANI	hL @	1						64
	ANR								

B	BRST		5						203
	BSET		5						203
	BTOW		7						249
C	CALL								87
	CAMBOX		11						245
	CAMTABLE		11						244
	CCITT	CCITT	7						194
	CCW		12						240
	CFEND		1						85
	CIRET		1						86
	CJ		3						85
	COS	COS	7						110
	CRC16	CRC16	7						195
	CSRET		1						87
	CTR	16	5						75
	CTU	16	5						75
	CMP		7		*		*		213
	CW		12						239
D	DADD		10						101
	DBAND		9						218
	DBCD	32 BCD	7						119
	DBIN	32 BCD	7						120
	DBITS	ON	6						198
	DCMP<		7						152
	DCMP<=		7						152
	DCMP<>		7						152
	DCMP=		7						152
	DCMP>		7						152
	DCMP>=		7						152
	DCNT	32	7						76
	DDMC		4						104
	DDIV		10						102
	DMC		3						100
	DEG	->	7						115
	DMCO		5						197
	DFLT		7						117
	DFMOV		9						90
	DFROM		10						139
	DGBIN	32	7						122
	DGRY	32	7						121
	DHSCI		10						158
	DHSCR		10						160
	DHSCS		10						157
	DHSP		10						164
	DHSPI		10						159
	DHST		10						162
	DHSZ		13						161
	DI		1						86
	DINC		4						103

	DINT		7						118
	DIS	16	4	7					251
	DIV		7						98
	DMOV		7						88
	DMUL		10						102
	DNEG		7						105
									134
									133
									133
									133
									132

L	LBL		3						84
	LCNV		9						124
	LD		1						63
	LD<	LD<	5						204
	LD<=	LD<=	5						204
	LD<>	LD<>	5						204
	LD=	LD=	5						204
	LD>	LD=	5						204
	LD>=	LD>=	5						204
	LDD<	LD<	7						207
	LDD<=	LD<=	7						207
	LDD<>	LD<>	7						207
	LDD=	LD=	7						207
	LDD>	LD>	7						207
	LDD>=	LD>=	7						207
	LDI		1						63
	LDR<	LD<	7						210
	LDR<=	LD<=	7						210
	LDR<>	LD<>	7						210
	LDR=	LD=	7						210
	LDR>	LD>	7						210

	ORD<=	OR<=	7						209
	ORD<>	OR<>	7						209
	ORD=	OR=	7						209
	ORD>	OR>	7						209
	ORD>=	OR>=	7						209
	ORI		1						65
	ORR<	OR>	7						212
	ORR<=	OR<=	7						212
	ORR<>	OR<>	7						212
	ORR=	OR=	7						212
	ORR>	OR>	7						212
	ORR>=	OR>=	7						212
	OUT		1						65
	OUT Sxx	SFC	3						71
P	PID	PID	9						174
	PLS		7						170
	PLSR		10						168
	PLSV		8						230
	PLSY		9						167
	POWER		10						111
	PUSH		7						92
	PWM	PWM	7						173
R	PLSB		12						171
	RAD	->	7						114
	RADD		10						106
	RAMP		12						177
	RCL	16	7						132
	RCR	16	7						131
	RCV	RCV	7						193
	RDIV		10						108
	REF	I/O	5						142
	REFF		3						142
	RET	SFC	1						72
	RLCNV		12						125
	RMOV		7						89
	RMUL		10						107
	RND		3						253
	RNEG		7						109
	ROL	16	7						131
	ROR	16	7						130
	RSQT		7						108
	RST		1						69
	RST Sxx	SFC	3						71
	RSUB		10						107
	RSUM		9						112
	RVABS		7						109
	RCMP		9		*		*		214
	SCL		7						219
	SEG	7	5						122
	SER		9						220
	SET		1						69

	SET Sxx	SFC	3						71
	SFTL		9						137
	SFTR		9						136
	SHL	16	7						135
	SHR	16	7						134
	SIN	SIN	7						109
	SPD	SPD	7						166
	SQT		5						99
	STL	SFC	3						71
	STOH		5						154
STOP			1						86

W	WAND		7					127
	WDT		1					86
	WINV		5					128
	WOR		7					127
	WSFL		9					96
	WSFR		9					95
	WTOB		7					247
	WXOR		7					127
X	XCH		5					91
	XMT	XMT	7					192
Z	ZONE		9					218
	ZRN		11					229
	ZRST		5					196
	ZSET		5					197
* MC200								

	LD		1						63
	LDI		1						63
	AND		1						64
	ANI		1						64
	OR		1						64
	ORI		1						65
	OUT		1						65
	SET		1						69
	RST		1						69
	ANB		1						66
	ORB		1						66
	INV		1						68
	NOP		1						69
	MPS		1						67
	MRD		1						67
	MPP		1						67
	MC		3						70
	MCR		1						70
	EU		2						68
	ED		2						68
	TON		5						73
	TOF		5						74
	TMON		5						74
	TONR		5						73
	CTU	16	5						75
	CTR	16	5						75
	DCNT	32	7						76
	LBL		3						84
	CJ		3						85
	CALL								87
	CSRET		1						87
	CFEND		1						85
	CIRET		1						86
	FOR		3						83
	NEXT		1						83
	WDT		1						86
	STOP		1						86
	EI		1						86
	DI		1						86

SFC	STL	SFC	3						71
	SET Sxx	SFC	3						71
	OUT Sxx	SFC	3						71
	RST Sxx	SFC	3						71
	RET	SFC	1						72
	MOV		5						88
	DMOV		7						88
	RMOV		7						89
	BMOV		7						89
	SWAP		3						91
	XCH		5						91
	DXCH	7 Û	7b /	Û	r			& š ò	92 Û
	FMOV		7						90

				106
				107
				107
				108
				109
				109
				108
				109
				110
				110
				111
				112
				111
				112
				113
				113
				114
				114
				115
				114
				127
				128

I/O	HCNT			7					15
	DHSCS			10					
	DHSCR			10					
	DHSCI			10					
	DHSZ			13					
	DHST			10					
	DHSP			10					
	SPD	SPD		7					
	PLSY			9					
	PLSR			10					16
	PLSB			12					171
	PWM	PWM		7					173
	PLS			7					173
	PID	PID		9					174
	RAMP			12					177
	TRIANGLE			12					179
	HACKLE		M&	12					178

M&

M&ABSD

0

9

M&

	TRD		3						147
	TWR		3						148
	TADD		7						

	BLD	LD	5						199
	BLDI	LDI	5						200
	BAND	AND	5						200
	BANI	ANI	5						201
	BOR	OR	5						201
	BORI	ORI	5						202
	BSET		5						203
	BRST		5						203
	BOUT		5						202
	MODBUS	MODBUS	8						182
	XMT	XMT	7						192
	RCV	RCV	7						193
MODRW	MODBUS		14		*		*		184

	STRMOV		5						228
	RND		3						253
	DUTY		7						253
* MC200									